About the Execution of LoLA for CO4-PT-19
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12289.224 | 3600000.00 | 3643566.00 | 10900.10 | ?FT?????T?TF?F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899500145.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-19, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899500145
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 716K
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 8.8K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 332K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-00
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-01
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-02
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-03
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-04
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-05
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-06
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-07
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-08
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-09
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-10
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-11
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-12
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-13
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-14
FORMULA_NAME CO4-PT-19-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717409768214
FORMULA CO4-PT-19-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-19-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 274 transitions removed,201 places removed
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 CO4-PT-19-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for CO4-PT-19-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 CO4-PT-19-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for CO4-PT-19-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 CO4-PT-19-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for CO4-PT-19-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 CO4-PT-19-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 CO4-PT-19-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 CO4-PT-19-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for CO4-PT-19-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for CO4-PT-19-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for CO4-PT-19-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 22 CO4-PT-19-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 44 CO4-PT-19-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for CO4-PT-19-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11157
[[35mlola[0m][I] fired transitions : 19109
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 44 CO4-PT-19-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for CO4-PT-19-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for CO4-PT-19-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-19-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 4/337 2/2000 CO4-PT-19-CTLCardinality-2024-05 301041 m, 60208 m/sec, 1231049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 9/337 3/2000 CO4-PT-19-CTLCardinality-2024-05 576460 m, 55083 m/sec, 2459381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 14/337 4/2000 CO4-PT-19-CTLCardinality-2024-05 862045 m, 57117 m/sec, 3766463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 19/337 5/2000 CO4-PT-19-CTLCardinality-2024-05 1092326 m, 46056 m/sec, 4957884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 24/337 6/2000 CO4-PT-19-CTLCardinality-2024-05 1284017 m, 38338 m/sec, 5964807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 29/337 7/2000 CO4-PT-19-CTLCardinality-2024-05 1495006 m, 42197 m/sec, 7140648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 34/337 8/2000 CO4-PT-19-CTLCardinality-2024-05 1696250 m, 40248 m/sec, 8339910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 39/337 9/2000 CO4-PT-19-CTLCardinality-2024-05 1963237 m, 53397 m/sec, 9558795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 44/337 10/2000 CO4-PT-19-CTLCardinality-2024-05 2222255 m, 51803 m/sec, 10755083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 49/337 11/2000 CO4-PT-19-CTLCardinality-2024-05 2473803 m, 50309 m/sec, 12076239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 54/337 12/2000 CO4-PT-19-CTLCardinality-2024-05 2664253 m, 38090 m/sec, 13234535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 59/337 13/2000 CO4-PT-19-CTLCardinality-2024-05 2828354 m, 32820 m/sec, 14273726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 64/337 13/2000 CO4-PT-19-CTLCardinality-2024-05 2990675 m, 32464 m/sec, 15305128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 69/337 14/2000 CO4-PT-19-CTLCardinality-2024-05 3151307 m, 32126 m/sec, 16378154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 74/337 15/2000 CO4-PT-19-CTLCardinality-2024-05 3321059 m, 33950 m/sec, 17583847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 79/337 16/2000 CO4-PT-19-CTLCardinality-2024-05 3565463 m, 48880 m/sec, 18966587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 84/337 17/2000 CO4-PT-19-CTLCardinality-2024-05 3768282 m, 40563 m/sec, 20182296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 89/337 18/2000 CO4-PT-19-CTLCardinality-2024-05 3944526 m, 35248 m/sec, 21293527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 94/337 18/2000 CO4-PT-19-CTLCardinality-2024-05 4105475 m, 32189 m/sec, 22300662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 99/337 19/2000 CO4-PT-19-CTLCardinality-2024-05 4284264 m, 35757 m/sec, 23474908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 104/337 20/2000 CO4-PT-19-CTLCardinality-2024-05 4449075 m, 32962 m/sec, 24639576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 109/337 21/2000 CO4-PT-19-CTLCardinality-2024-05 4729028 m, 55990 m/sec, 25933592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 114/337 22/2000 CO4-PT-19-CTLCardinality-2024-05 5042206 m, 62635 m/sec, 27199545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 119/337 24/2000 CO4-PT-19-CTLCardinality-2024-05 5337173 m, 58993 m/sec, 28557117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 124/337 25/2000 CO4-PT-19-CTLCardinality-2024-05 5583990 m, 49363 m/sec, 29805074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 129/337 26/2000 CO4-PT-19-CTLCardinality-2024-05 5790824 m, 41366 m/sec, 30894772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 134/337 26/2000 CO4-PT-19-CTLCardinality-2024-05 6005128 m, 42860 m/sec, 32102949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 139/337 27/2000 CO4-PT-19-CTLCardinality-2024-05 6226606 m, 44295 m/sec, 33400481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 144/337 29/2000 CO4-PT-19-CTLCardinality-2024-05 6500608 m, 54800 m/sec, 34674391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 149/337 30/2000 CO4-PT-19-CTLCardinality-2024-05 6770942 m, 54066 m/sec, 35923670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 154/337 31/2000 CO4-PT-19-CTLCardinality-2024-05 7021043 m, 50020 m/sec, 37294906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 159/337 32/2000 CO4-PT-19-CTLCardinality-2024-05 7216159 m, 39023 m/sec, 38481855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 164/337 32/2000 CO4-PT-19-CTLCardinality-2024-05 7377467 m, 32261 m/sec, 39496662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 169/337 33/2000 CO4-PT-19-CTLCardinality-2024-05 7557026 m, 35911 m/sec, 40687354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 174/337 34/2000 CO4-PT-19-CTLCardinality-2024-05 7716606 m, 31916 m/sec, 41810218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 179/337 35/2000 CO4-PT-19-CTLCardinality-2024-05 7954654 m, 47609 m/sec, 43276933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 184/337 36/2000 CO4-PT-19-CTLCardinality-2024-05 8179382 m, 44945 m/sec, 44571578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 189/337 37/2000 CO4-PT-19-CTLCardinality-2024-05 8367376 m, 37598 m/sec, 45736668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 194/337 37/2000 CO4-PT-19-CTLCardinality-2024-05 8531890 m, 32902 m/sec, 46771278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 199/337 38/2000 CO4-PT-19-CTLCardinality-2024-05 8706093 m, 34840 m/sec, 47921108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 204/337 39/2000 CO4-PT-19-CTLCardinality-2024-05 8868313 m, 32444 m/sec, 49062193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 209/337 40/2000 CO4-PT-19-CTLCardinality-2024-05 9121505 m, 50638 m/sec, 50428733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 214/337 41/2000 CO4-PT-19-CTLCardinality-2024-05 9359401 m, 47579 m/sec, 51684908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 219/337 42/2000 CO4-PT-19-CTLCardinality-2024-05 9611261 m, 50372 m/sec, 52952895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 224/337 43/2000 CO4-PT-19-CTLCardinality-2024-05 9844091 m, 46566 m/sec, 54188803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 229/337 44/2000 CO4-PT-19-CTLCardinality-2024-05 10089259 m, 49033 m/sec, 55414457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 234/337 45/2000 CO4-PT-19-CTLCardinality-2024-05 10309056 m, 43959 m/sec, 56575593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 239/337 46/2000 CO4-PT-19-CTLCardinality-2024-05 10549810 m, 48150 m/sec, 57788632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 244/337 47/2000 CO4-PT-19-CTLCardinality-2024-05 10781607 m, 46359 m/sec, 59015346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/337 48/2000 CO4-PT-19-CTLCardinality-2024-05 11035298 m, 50738 m/sec, 60280711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/337 49/2000 CO4-PT-19-CTLCardinality-2024-05 11269099 m, 46760 m/sec, 61513744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/337 50/2000 CO4-PT-19-CTLCardinality-2024-05 11514145 m, 49009 m/sec, 62749528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/337 51/2000 CO4-PT-19-CTLCardinality-2024-05 11735283 m, 44227 m/sec, 63932271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/337 52/2000 CO4-PT-19-CTLCardinality-2024-05 12042716 m, 61486 m/sec, 65205308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 275/337 54/2000 CO4-PT-19-CTLCardinality-2024-05 12319206 m, 55298 m/sec, 66465166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 280/337 55/2000 CO4-PT-19-CTLCardinality-2024-05 12578151 m, 51789 m/sec, 67721487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 285/337 56/2000 CO4-PT-19-CTLCardinality-2024-05 12803438 m, 45057 m/sec, 68940194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 290/337 57/2000 CO4-PT-19-CTLCardinality-2024-05 13052062 m, 49724 m/sec, 70177142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 295/337 58/2000 CO4-PT-19-CTLCardinality-2024-05 13299609 m, 49509 m/sec, 71387291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 300/337 59/2000 CO4-PT-19-CTLCardinality-2024-05 13587426 m, 57563 m/sec, 72621158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 305/337 60/2000 CO4-PT-19-CTLCardinality-2024-05 13905814 m, 63677 m/sec, 73865788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 310/337 61/2000 CO4-PT-19-CTLCardinality-2024-05 14166353 m, 52107 m/sec, 75077842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 315/337 63/2000 CO4-PT-19-CTLCardinality-2024-05 14422130 m, 51155 m/sec, 76294230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 320/337 64/2000 CO4-PT-19-CTLCardinality-2024-05 14719472 m, 59468 m/sec, 77566553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 325/337 65/2000 CO4-PT-19-CTLCardinality-2024-05 15013762 m, 58858 m/sec, 78804160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 330/337 67/2000 CO4-PT-19-CTLCardinality-2024-05 15361698 m, 69587 m/sec, 80204223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 335/337 68/2000 CO4-PT-19-CTLCardinality-2024-05 15651392 m, 57938 m/sec, 81492836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for CO4-PT-19-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-19-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-19-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 3037 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/3037 2/5 CO4-PT-19-CTLCardinality-2024-05 341859 m, -3061906 m/sec, 1382961 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 5/337 2/2000 CO4-PT-19-CTLCardinality-2024-15 297410 m, 59482 m/sec, 1513841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/3037 3/5 CO4-PT-19-CTLCardinality-2024-05 606331 m, 52894 m/sec, 2585973 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 10/303 3/2000 CO4-PT-19-CTLCardinality-2024-15 539807 m, 48479 m/sec, 2825585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/3037 4/5 CO4-PT-19-CTLCardinality-2024-05 888065 m, 56346 m/sec, 3903451 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 15/303 4/2000 CO4-PT-19-CTLCardinality-2024-15 797843 m, 51607 m/sec, 4243334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/3037 5/5 CO4-PT-19-CTLCardinality-2024-05 1113442 m, 45075 m/sec, 5067670 t fired, .
[[35mlola[0m][.] 54 CTL EXCL 20/303 5/2000 CO4-PT-19-CTLCardinality-2024-15 1010471 m, 42525 m/sec, 5533814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for CO4-PT-19-CTLCardinality-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 25/303 6/2000 CO4-PT-19-CTLCardinality-2024-15 1193121 m, 36530 m/sec, 6691927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 30/337 7/2000 CO4-PT-19-CTLCardinality-2024-15 1391280 m, 39631 m/sec, 7940336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 35/337 7/2000 CO4-PT-19-CTLCardinality-2024-15 1560701 m, 33884 m/sec, 9094525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 40/337 8/2000 CO4-PT-19-CTLCardinality-2024-15 1783800 m, 44619 m/sec, 10480070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 45/337 9/2000 CO4-PT-19-CTLCardinality-2024-15 2015883 m, 46416 m/sec, 11796298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 50/337 10/2000 CO4-PT-19-CTLCardinality-2024-15 2242480 m, 45319 m/sec, 13093515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 55/337 11/2000 CO4-PT-19-CTLCardinality-2024-15 2475807 m, 46665 m/sec, 14572898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 60/337 12/2000 CO4-PT-19-CTLCardinality-2024-15 2656003 m, 36039 m/sec, 15849144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 65/337 13/2000 CO4-PT-19-CTLCardinality-2024-15 2814732 m, 31745 m/sec, 17010870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 70/337 13/2000 CO4-PT-19-CTLCardinality-2024-15 2950458 m, 27145 m/sec, 18009201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 75/337 14/2000 CO4-PT-19-CTLCardinality-2024-15 3112617 m, 32431 m/sec, 19234718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 80/337 15/2000 CO4-PT-19-CTLCardinality-2024-15 3255387 m, 28554 m/sec, 20384178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 85/337 16/2000 CO4-PT-19-CTLCardinality-2024-15 3461581 m, 41238 m/sec, 21857611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 90/337 16/2000 CO4-PT-19-CTLCardinality-2024-15 3661277 m, 39939 m/sec, 23217771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 95/337 17/2000 CO4-PT-19-CTLCardinality-2024-15 3834525 m, 34649 m/sec, 24450857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 100/337 18/2000 CO4-PT-19-CTLCardinality-2024-15 3978146 m, 28724 m/sec, 25496848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 105/337 18/2000 CO4-PT-19-CTLCardinality-2024-15 4136200 m, 31610 m/sec, 26650097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 110/337 19/2000 CO4-PT-19-CTLCardinality-2024-15 4293730 m, 31506 m/sec, 27849591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 115/337 20/2000 CO4-PT-19-CTLCardinality-2024-15 4444754 m, 30204 m/sec, 29069375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 120/337 21/2000 CO4-PT-19-CTLCardinality-2024-15 4671849 m, 45419 m/sec, 30442062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 125/337 22/2000 CO4-PT-19-CTLCardinality-2024-15 4973653 m, 60360 m/sec, 31864561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 130/337 23/2000 CO4-PT-19-CTLCardinality-2024-15 5218256 m, 48920 m/sec, 33242566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 135/337 24/2000 CO4-PT-19-CTLCardinality-2024-15 5469153 m, 50179 m/sec, 34694033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 140/337 25/2000 CO4-PT-19-CTLCardinality-2024-15 5675424 m, 41254 m/sec, 35981531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 145/337 26/2000 CO4-PT-19-CTLCardinality-2024-15 5862466 m, 37408 m/sec, 37172367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 150/337 27/2000 CO4-PT-19-CTLCardinality-2024-15 6040907 m, 35688 m/sec, 38383790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 155/337 28/2000 CO4-PT-19-CTLCardinality-2024-15 6252327 m, 42284 m/sec, 39804510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 160/337 29/2000 CO4-PT-19-CTLCardinality-2024-15 6497575 m, 49049 m/sec, 41181665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 165/337 30/2000 CO4-PT-19-CTLCardinality-2024-15 6737760 m, 48037 m/sec, 42536288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 170/337 31/2000 CO4-PT-19-CTLCardinality-2024-15 6974989 m, 47445 m/sec, 44009178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 175/337 31/2000 CO4-PT-19-CTLCardinality-2024-15 7160141 m, 37030 m/sec, 45314405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 180/337 32/2000 CO4-PT-19-CTLCardinality-2024-15 7319199 m, 31811 m/sec, 46481422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 185/337 33/2000 CO4-PT-19-CTLCardinality-2024-15 7476219 m, 31404 m/sec, 47642643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 190/337 33/2000 CO4-PT-19-CTLCardinality-2024-15 7627022 m, 30160 m/sec, 48827857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 195/337 34/2000 CO4-PT-19-CTLCardinality-2024-15 7798292 m, 34254 m/sec, 50183397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 200/337 35/2000 CO4-PT-19-CTLCardinality-2024-15 8022850 m, 44911 m/sec, 51711245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 205/337 36/2000 CO4-PT-19-CTLCardinality-2024-15 8218353 m, 39100 m/sec, 53056297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 210/337 37/2000 CO4-PT-19-CTLCardinality-2024-15 8388893 m, 34108 m/sec, 54292204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 215/337 37/2000 CO4-PT-19-CTLCardinality-2024-15 8536521 m, 29525 m/sec, 55367895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 220/337 38/2000 CO4-PT-19-CTLCardinality-2024-15 8695888 m, 31873 m/sec, 56577532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 225/337 39/2000 CO4-PT-19-CTLCardinality-2024-15 8841120 m, 29046 m/sec, 57744278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 230/337 40/2000 CO4-PT-19-CTLCardinality-2024-15 9062028 m, 44181 m/sec, 59228682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 235/337 41/2000 CO4-PT-19-CTLCardinality-2024-15 9295454 m, 46685 m/sec, 60633690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 240/337 41/2000 CO4-PT-19-CTLCardinality-2024-15 9501029 m, 41115 m/sec, 61948809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 245/337 42/2000 CO4-PT-19-CTLCardinality-2024-15 9736363 m, 47066 m/sec, 63328986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 250/337 43/2000 CO4-PT-19-CTLCardinality-2024-15 9925170 m, 37761 m/sec, 64622313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 255/337 44/2000 CO4-PT-19-CTLCardinality-2024-15 10155854 m, 46136 m/sec, 65930458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 260/337 45/2000 CO4-PT-19-CTLCardinality-2024-15 10342882 m, 37405 m/sec, 67159557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 265/337 46/2000 CO4-PT-19-CTLCardinality-2024-15 10565555 m, 44534 m/sec, 68472717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 270/337 47/2000 CO4-PT-19-CTLCardinality-2024-15 10772251 m, 41339 m/sec, 69772444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 275/337 48/2000 CO4-PT-19-CTLCardinality-2024-15 10999135 m, 45376 m/sec, 71138546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 280/337 49/2000 CO4-PT-19-CTLCardinality-2024-15 11219292 m, 44031 m/sec, 72472228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 285/337 50/2000 CO4-PT-19-CTLCardinality-2024-15 11429893 m, 42120 m/sec, 73805693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 290/337 51/2000 CO4-PT-19-CTLCardinality-2024-15 11647837 m, 43588 m/sec, 75100608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 295/337 52/2000 CO4-PT-19-CTLCardinality-2024-15 11848599 m, 40152 m/sec, 76359598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 300/337 53/2000 CO4-PT-19-CTLCardinality-2024-15 12125087 m, 55297 m/sec, 77734621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 305/337 54/2000 CO4-PT-19-CTLCardinality-2024-15 12366255 m, 48233 m/sec, 79087994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 310/337 55/2000 CO4-PT-19-CTLCardinality-2024-15 12589497 m, 44648 m/sec, 80422282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 315/337 56/2000 CO4-PT-19-CTLCardinality-2024-15 12790282 m, 40157 m/sec, 81719173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 320/337 57/2000 CO4-PT-19-CTLCardinality-2024-15 13017031 m, 45349 m/sec, 83046604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 325/337 57/2000 CO4-PT-19-CTLCardinality-2024-15 13202770 m, 37147 m/sec, 84314143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 330/337 59/2000 CO4-PT-19-CTLCardinality-2024-15 13493927 m, 58231 m/sec, 85701878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 335/337 60/2000 CO4-PT-19-CTLCardinality-2024-15 13737037 m, 48622 m/sec, 87002556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for CO4-PT-19-CTLCardinality-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-19-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-19-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 2697 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-19-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 107
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 5/337 2/5 CO4-PT-19-CTLCardinality-2024-15 301052 m, -2687197 m/sec, 1532867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 10/337 3/5 CO4-PT-19-CTLCardinality-2024-15 548169 m, 49423 m/sec, 2876332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 15/337 4/5 CO4-PT-19-CTLCardinality-2024-15 813097 m, 52985 m/sec, 4331921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 20/337 5/5 CO4-PT-19-CTLCardinality-2024-15 1027500 m, 42880 m/sec, 5643540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for CO4-PT-19-CTLCardinality-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 CO4-PT-19-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 381 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for CO4-PT-19-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 165
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CO4-PT-19-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/445 2/2000 CO4-PT-19-CTLCardinality-2024-07 260797 m, 52159 m/sec, 1598981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/445 3/2000 CO4-PT-19-CTLCardinality-2024-07 486490 m, 45138 m/sec, 3000498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/445 4/2000 CO4-PT-19-CTLCardinality-2024-07 713440 m, 45390 m/sec, 4481996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for CO4-PT-19-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 791832
[[35mlola[0m][I] fired transitions : 5007035
[[35mlola[0m][I] time used : 16
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 CO4-PT-19-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 531 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for CO4-PT-19-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 107
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CO4-PT-19-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 664 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CO4-PT-19-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6455
[[35mlola[0m][I] fired transitions : 38710
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 CO4-PT-19-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 885 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 4/885 1/2000 CO4-PT-19-CTLCardinality-2024-03 186889 m, 37377 m/sec, 972275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 9/885 2/2000 CO4-PT-19-CTLCardinality-2024-03 440930 m, 50808 m/sec, 2237924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 14/885 3/2000 CO4-PT-19-CTLCardinality-2024-03 662889 m, 44391 m/sec, 3479409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 19/885 4/2000 CO4-PT-19-CTLCardinality-2024-03 892329 m, 45888 m/sec, 4812583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 24/885 5/2000 CO4-PT-19-CTLCardinality-2024-03 1085779 m, 38690 m/sec, 6007175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 29/885 6/2000 CO4-PT-19-CTLCardinality-2024-03 1244116 m, 31667 m/sec, 6996503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 34/885 7/2000 CO4-PT-19-CTLCardinality-2024-03 1434506 m, 38078 m/sec, 8221934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 39/885 7/2000 CO4-PT-19-CTLCardinality-2024-03 1592688 m, 31636 m/sec, 9301025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 44/885 8/2000 CO4-PT-19-CTLCardinality-2024-03 1808388 m, 43140 m/sec, 10614058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 49/885 9/2000 CO4-PT-19-CTLCardinality-2024-03 2023351 m, 42992 m/sec, 11828350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 54/885 10/2000 CO4-PT-19-CTLCardinality-2024-03 2230324 m, 41394 m/sec, 13021916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 59/885 11/2000 CO4-PT-19-CTLCardinality-2024-03 2450571 m, 44049 m/sec, 14390133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 64/885 12/2000 CO4-PT-19-CTLCardinality-2024-03 2622571 m, 34400 m/sec, 15594270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 69/885 13/2000 CO4-PT-19-CTLCardinality-2024-03 2779537 m, 31393 m/sec, 16745867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 74/885 13/2000 CO4-PT-19-CTLCardinality-2024-03 2902582 m, 24609 m/sec, 17643967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 79/885 14/2000 CO4-PT-19-CTLCardinality-2024-03 3068455 m, 33174 m/sec, 18883545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 84/885 14/2000 CO4-PT-19-CTLCardinality-2024-03 3202905 m, 26890 m/sec, 19935535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 89/885 15/2000 CO4-PT-19-CTLCardinality-2024-03 3365386 m, 32496 m/sec, 21206627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 94/885 16/2000 CO4-PT-19-CTLCardinality-2024-03 3573176 m, 41558 m/sec, 22584820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 99/885 17/2000 CO4-PT-19-CTLCardinality-2024-03 3744921 m, 34349 m/sec, 23781543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 104/885 17/2000 CO4-PT-19-CTLCardinality-2024-03 3902748 m, 31565 m/sec, 24934761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 109/885 18/2000 CO4-PT-19-CTLCardinality-2024-03 4026373 m, 24725 m/sec, 25829602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 114/885 19/2000 CO4-PT-19-CTLCardinality-2024-03 4194495 m, 33624 m/sec, 27063541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 119/885 19/2000 CO4-PT-19-CTLCardinality-2024-03 4330450 m, 27191 m/sec, 28128493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 124/885 20/2000 CO4-PT-19-CTLCardinality-2024-03 4481019 m, 30113 m/sec, 29343884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 129/885 21/2000 CO4-PT-19-CTLCardinality-2024-03 4715917 m, 46979 m/sec, 30605734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 134/885 22/2000 CO4-PT-19-CTLCardinality-2024-03 4982720 m, 53360 m/sec, 31895094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 139/885 23/2000 CO4-PT-19-CTLCardinality-2024-03 5205882 m, 44632 m/sec, 33156003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 144/885 24/2000 CO4-PT-19-CTLCardinality-2024-03 5439250 m, 46673 m/sec, 34504821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 149/885 25/2000 CO4-PT-19-CTLCardinality-2024-03 5633235 m, 38797 m/sec, 35694716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 154/885 26/2000 CO4-PT-19-CTLCardinality-2024-03 5804875 m, 34328 m/sec, 36779049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 159/885 26/2000 CO4-PT-19-CTLCardinality-2024-03 5983549 m, 35734 m/sec, 37961646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 164/885 27/2000 CO4-PT-19-CTLCardinality-2024-03 6151486 m, 33587 m/sec, 39135790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 169/885 28/2000 CO4-PT-19-CTLCardinality-2024-03 6384127 m, 46528 m/sec, 40489640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 174/885 29/2000 CO4-PT-19-CTLCardinality-2024-03 6606252 m, 44425 m/sec, 41740129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 179/885 30/2000 CO4-PT-19-CTLCardinality-2024-03 6830813 m, 44912 m/sec, 43030156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 184/885 31/2000 CO4-PT-19-CTLCardinality-2024-03 7029446 m, 39726 m/sec, 44375724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 189/885 32/2000 CO4-PT-19-CTLCardinality-2024-03 7196767 m, 33464 m/sec, 45560433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 194/885 32/2000 CO4-PT-19-CTLCardinality-2024-03 7342517 m, 29150 m/sec, 46616943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 199/885 33/2000 CO4-PT-19-CTLCardinality-2024-03 7492622 m, 30021 m/sec, 47741236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 204/885 33/2000 CO4-PT-19-CTLCardinality-2024-03 7633975 m, 28270 m/sec, 48856229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 209/885 34/2000 CO4-PT-19-CTLCardinality-2024-03 7796441 m, 32493 m/sec, 50139536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 214/885 35/2000 CO4-PT-19-CTLCardinality-2024-03 8002970 m, 41305 m/sec, 51553261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 219/885 36/2000 CO4-PT-19-CTLCardinality-2024-03 8189900 m, 37386 m/sec, 52825962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 224/885 37/2000 CO4-PT-19-CTLCardinality-2024-03 8351329 m, 32285 m/sec, 53985811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 229/885 37/2000 CO4-PT-19-CTLCardinality-2024-03 8488345 m, 27403 m/sec, 54980269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 234/885 38/2000 CO4-PT-19-CTLCardinality-2024-03 8646284 m, 31587 m/sec, 56158007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 239/885 38/2000 CO4-PT-19-CTLCardinality-2024-03 8786394 m, 28022 m/sec, 57264200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 244/885 39/2000 CO4-PT-19-CTLCardinality-2024-03 8957200 m, 34161 m/sec, 58607693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 249/885 40/2000 CO4-PT-19-CTLCardinality-2024-03 9181173 m, 44794 m/sec, 59901754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 254/885 41/2000 CO4-PT-19-CTLCardinality-2024-03 9366982 m, 37161 m/sec, 61100526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 259/885 42/2000 CO4-PT-19-CTLCardinality-2024-03 9577837 m, 42171 m/sec, 62359946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 264/885 43/2000 CO4-PT-19-CTLCardinality-2024-03 9785679 m, 41568 m/sec, 63619841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 269/885 43/2000 CO4-PT-19-CTLCardinality-2024-03 9978593 m, 38582 m/sec, 64861353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 274/885 44/2000 CO4-PT-19-CTLCardinality-2024-03 10179356 m, 40152 m/sec, 66024938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 279/885 45/2000 CO4-PT-19-CTLCardinality-2024-03 10350203 m, 34169 m/sec, 67172763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 284/885 46/2000 CO4-PT-19-CTLCardinality-2024-03 10556578 m, 41275 m/sec, 68379807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 289/885 47/2000 CO4-PT-19-CTLCardinality-2024-03 10755404 m, 39765 m/sec, 69612932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 294/885 48/2000 CO4-PT-19-CTLCardinality-2024-03 10962131 m, 41345 m/sec, 70882336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 299/885 49/2000 CO4-PT-19-CTLCardinality-2024-03 11173757 m, 42325 m/sec, 72127847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 304/885 49/2000 CO4-PT-19-CTLCardinality-2024-03 11348815 m, 35011 m/sec, 73330129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 309/885 50/2000 CO4-PT-19-CTLCardinality-2024-03 11564758 m, 43188 m/sec, 74560283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 314/885 51/2000 CO4-PT-19-CTLCardinality-2024-03 11739674 m, 34983 m/sec, 75698371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 319/885 52/2000 CO4-PT-19-CTLCardinality-2024-03 11980436 m, 48152 m/sec, 76953552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 324/885 53/2000 CO4-PT-19-CTLCardinality-2024-03 12209550 m, 45822 m/sec, 78196325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 329/885 54/2000 CO4-PT-19-CTLCardinality-2024-03 12430755 m, 44241 m/sec, 79426769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 334/885 55/2000 CO4-PT-19-CTLCardinality-2024-03 12631236 m, 40096 m/sec, 80663158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 339/885 56/2000 CO4-PT-19-CTLCardinality-2024-03 12829862 m, 39725 m/sec, 81895006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 344/885 57/2000 CO4-PT-19-CTLCardinality-2024-03 13036149 m, 41257 m/sec, 83121435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 349/885 57/2000 CO4-PT-19-CTLCardinality-2024-03 13214020 m, 35574 m/sec, 84305863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 354/885 59/2000 CO4-PT-19-CTLCardinality-2024-03 13481405 m, 53477 m/sec, 85581725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 359/885 59/2000 CO4-PT-19-CTLCardinality-2024-03 13700554 m, 43829 m/sec, 86784561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 364/885 61/2000 CO4-PT-19-CTLCardinality-2024-03 13951436 m, 50176 m/sec, 88013757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 369/885 61/2000 CO4-PT-19-CTLCardinality-2024-03 14162652 m, 42243 m/sec, 89222598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 374/885 62/2000 CO4-PT-19-CTLCardinality-2024-03 14370302 m, 41530 m/sec, 90423641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 379/885 63/2000 CO4-PT-19-CTLCardinality-2024-03 14622882 m, 50516 m/sec, 91717738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 384/885 64/2000 CO4-PT-19-CTLCardinality-2024-03 14831254 m, 41674 m/sec, 92929557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 389/885 66/2000 CO4-PT-19-CTLCardinality-2024-03 15094270 m, 52603 m/sec, 94190843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 394/885 67/2000 CO4-PT-19-CTLCardinality-2024-03 15376688 m, 56483 m/sec, 95639261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 399/885 68/2000 CO4-PT-19-CTLCardinality-2024-03 15606665 m, 45995 m/sec, 96908815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 404/885 69/2000 CO4-PT-19-CTLCardinality-2024-03 15826994 m, 44065 m/sec, 98150995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 409/885 70/2000 CO4-PT-19-CTLCardinality-2024-03 16044451 m, 43491 m/sec, 99427206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 414/885 71/2000 CO4-PT-19-CTLCardinality-2024-03 16304203 m, 51950 m/sec, 100846682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 419/885 72/2000 CO4-PT-19-CTLCardinality-2024-03 16552590 m, 49677 m/sec, 102237215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 424/885 73/2000 CO4-PT-19-CTLCardinality-2024-03 16793208 m, 48123 m/sec, 103577355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 429/885 74/2000 CO4-PT-19-CTLCardinality-2024-03 16996365 m, 40631 m/sec, 104826771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 434/885 75/2000 CO4-PT-19-CTLCardinality-2024-03 17218764 m, 44479 m/sec, 106156459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 439/885 76/2000 CO4-PT-19-CTLCardinality-2024-03 17436400 m, 43527 m/sec, 107400066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 444/885 77/2000 CO4-PT-19-CTLCardinality-2024-03 17655203 m, 43760 m/sec, 108671183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 449/885 78/2000 CO4-PT-19-CTLCardinality-2024-03 17859325 m, 40824 m/sec, 109833721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 454/885 79/2000 CO4-PT-19-CTLCardinality-2024-03 18054974 m, 39129 m/sec, 110999267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 459/885 79/2000 CO4-PT-19-CTLCardinality-2024-03 18248423 m, 38689 m/sec, 112204806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 464/885 80/2000 CO4-PT-19-CTLCardinality-2024-03 18429848 m, 36285 m/sec, 113345185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 469/885 81/2000 CO4-PT-19-CTLCardinality-2024-03 18622637 m, 38557 m/sec, 114558999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 474/885 82/2000 CO4-PT-19-CTLCardinality-2024-03 18804917 m, 36456 m/sec, 115740317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 479/885 82/2000 CO4-PT-19-CTLCardinality-2024-03 18973464 m, 33709 m/sec, 116789787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 484/885 83/2000 CO4-PT-19-CTLCardinality-2024-03 19105805 m, 26468 m/sec, 117695627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 489/885 84/2000 CO4-PT-19-CTLCardinality-2024-03 19252982 m, 29435 m/sec, 118631721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 494/885 84/2000 CO4-PT-19-CTLCardinality-2024-03 19368601 m, 23123 m/sec, 119366734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 499/885 85/2000 CO4-PT-19-CTLCardinality-2024-03 19489689 m, 24217 m/sec, 120069603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 504/885 85/2000 CO4-PT-19-CTLCardinality-2024-03 19637100 m, 29482 m/sec, 120967885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 509/885 86/2000 CO4-PT-19-CTLCardinality-2024-03 19749775 m, 22535 m/sec, 121699714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 514/885 86/2000 CO4-PT-19-CTLCardinality-2024-03 19854368 m, 20918 m/sec, 122326019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 519/885 87/2000 CO4-PT-19-CTLCardinality-2024-03 19970804 m, 23287 m/sec, 122993726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 524/885 87/2000 CO4-PT-19-CTLCardinality-2024-03 20106188 m, 27076 m/sec, 123814383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 529/885 88/2000 CO4-PT-19-CTLCardinality-2024-03 20238816 m, 26525 m/sec, 124632146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 534/885 88/2000 CO4-PT-19-CTLCardinality-2024-03 20332957 m, 18828 m/sec, 125229913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 539/885 89/2000 CO4-PT-19-CTLCardinality-2024-03 20417920 m, 16992 m/sec, 125848826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 544/885 89/2000 CO4-PT-19-CTLCardinality-2024-03 20562706 m, 28957 m/sec, 126796971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 549/885 90/2000 CO4-PT-19-CTLCardinality-2024-03 20726119 m, 32682 m/sec, 127827069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 554/885 90/2000 CO4-PT-19-CTLCardinality-2024-03 20880353 m, 30846 m/sec, 128844599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 559/885 91/2000 CO4-PT-19-CTLCardinality-2024-03 21043450 m, 32619 m/sec, 129879283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 564/885 92/2000 CO4-PT-19-CTLCardinality-2024-03 21186252 m, 28560 m/sec, 131040921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 569/885 93/2000 CO4-PT-19-CTLCardinality-2024-03 21384709 m, 39691 m/sec, 132381589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 574/885 94/2000 CO4-PT-19-CTLCardinality-2024-03 21627093 m, 48476 m/sec, 133902462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 579/885 94/2000 CO4-PT-19-CTLCardinality-2024-03 21831687 m, 40918 m/sec, 135342479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 584/885 95/2000 CO4-PT-19-CTLCardinality-2024-03 22040209 m, 41704 m/sec, 136515134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 589/885 96/2000 CO4-PT-19-CTLCardinality-2024-03 22240066 m, 39971 m/sec, 137749107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 594/885 97/2000 CO4-PT-19-CTLCardinality-2024-03 22466607 m, 45308 m/sec, 139138265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 599/885 98/2000 CO4-PT-19-CTLCardinality-2024-03 22677694 m, 42217 m/sec, 140434245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 604/885 99/2000 CO4-PT-19-CTLCardinality-2024-03 22884837 m, 41428 m/sec, 141710686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 609/885 100/2000 CO4-PT-19-CTLCardinality-2024-03 23087603 m, 40553 m/sec, 142938565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 614/885 101/2000 CO4-PT-19-CTLCardinality-2024-03 23266296 m, 35738 m/sec, 144035608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 619/885 101/2000 CO4-PT-19-CTLCardinality-2024-03 23433636 m, 33468 m/sec, 145064546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 624/885 102/2000 CO4-PT-19-CTLCardinality-2024-03 23587438 m, 30760 m/sec, 146014196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 629/885 102/2000 CO4-PT-19-CTLCardinality-2024-03 23733664 m, 29245 m/sec, 146913333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 634/885 103/2000 CO4-PT-19-CTLCardinality-2024-03 23870524 m, 27372 m/sec, 147753506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 639/885 104/2000 CO4-PT-19-CTLCardinality-2024-03 24037866 m, 33468 m/sec, 148876415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 644/885 105/2000 CO4-PT-19-CTLCardinality-2024-03 24226545 m, 37735 m/sec, 150082866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 649/885 105/2000 CO4-PT-19-CTLCardinality-2024-03 24414132 m, 37517 m/sec, 151237150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 654/885 106/2000 CO4-PT-19-CTLCardinality-2024-03 24586726 m, 34518 m/sec, 152408617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 659/885 107/2000 CO4-PT-19-CTLCardinality-2024-03 24780960 m, 38846 m/sec, 153586494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 664/885 108/2000 CO4-PT-19-CTLCardinality-2024-03 24998140 m, 43436 m/sec, 154863685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 669/885 109/2000 CO4-PT-19-CTLCardinality-2024-03 25230542 m, 46480 m/sec, 156270455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 674/885 110/2000 CO4-PT-19-CTLCardinality-2024-03 25410562 m, 36004 m/sec, 157459614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 679/885 111/2000 CO4-PT-19-CTLCardinality-2024-03 25589102 m, 35708 m/sec, 158656677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 684/885 111/2000 CO4-PT-19-CTLCardinality-2024-03 25762214 m, 34622 m/sec, 159836555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 689/885 112/2000 CO4-PT-19-CTLCardinality-2024-03 25970754 m, 41708 m/sec, 161167145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 694/885 113/2000 CO4-PT-19-CTLCardinality-2024-03 26172812 m, 40411 m/sec, 162494153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 699/885 114/2000 CO4-PT-19-CTLCardinality-2024-03 26373816 m, 40200 m/sec, 163824584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 704/885 115/2000 CO4-PT-19-CTLCardinality-2024-03 26569056 m, 39048 m/sec, 165087470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 709/885 116/2000 CO4-PT-19-CTLCardinality-2024-03 26731165 m, 32421 m/sec, 166249288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 714/885 116/2000 CO4-PT-19-CTLCardinality-2024-03 26904449 m, 34656 m/sec, 167474936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 719/885 117/2000 CO4-PT-19-CTLCardinality-2024-03 27082796 m, 35669 m/sec, 168648726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 724/885 118/2000 CO4-PT-19-CTLCardinality-2024-03 27257997 m, 35040 m/sec, 169850810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 729/885 119/2000 CO4-PT-19-CTLCardinality-2024-03 27436474 m, 35695 m/sec, 171050062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 734/885 119/2000 CO4-PT-19-CTLCardinality-2024-03 27595728 m, 31850 m/sec, 172109344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 739/885 120/2000 CO4-PT-19-CTLCardinality-2024-03 27760229 m, 32900 m/sec, 173251353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 744/885 121/2000 CO4-PT-19-CTLCardinality-2024-03 27913649 m, 30684 m/sec, 174322274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 749/885 121/2000 CO4-PT-19-CTLCardinality-2024-03 28065176 m, 30305 m/sec, 175425288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 754/885 122/2000 CO4-PT-19-CTLCardinality-2024-03 28212552 m, 29475 m/sec, 176489878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 759/885 123/2000 CO4-PT-19-CTLCardinality-2024-03 28365559 m, 30601 m/sec, 177599275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 764/885 123/2000 CO4-PT-19-CTLCardinality-2024-03 28514010 m, 29690 m/sec, 178697836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 769/885 124/2000 CO4-PT-19-CTLCardinality-2024-03 28652326 m, 27663 m/sec, 179748988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 774/885 124/2000 CO4-PT-19-CTLCardinality-2024-03 28774662 m, 24467 m/sec, 180662524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 779/885 125/2000 CO4-PT-19-CTLCardinality-2024-03 28865754 m, 18218 m/sec, 181345924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 784/885 125/2000 CO4-PT-19-CTLCardinality-2024-03 28973542 m, 21557 m/sec, 182140762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 789/885 126/2000 CO4-PT-19-CTLCardinality-2024-03 29078622 m, 21016 m/sec, 182904611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 794/885 126/2000 CO4-PT-19-CTLCardinality-2024-03 29153071 m, 14889 m/sec, 183459361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 799/885 126/2000 CO4-PT-19-CTLCardinality-2024-03 29231779 m, 15741 m/sec, 184001675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 804/885 127/2000 CO4-PT-19-CTLCardinality-2024-03 29347594 m, 23163 m/sec, 184819743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 809/885 127/2000 CO4-PT-19-CTLCardinality-2024-03 29456118 m, 21704 m/sec, 185593353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 814/885 128/2000 CO4-PT-19-CTLCardinality-2024-03 29530068 m, 14790 m/sec, 186145853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 819/885 128/2000 CO4-PT-19-CTLCardinality-2024-03 29603011 m, 14588 m/sec, 186657025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 824/885 128/2000 CO4-PT-19-CTLCardinality-2024-03 29677267 m, 14851 m/sec, 187170363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 829/885 129/2000 CO4-PT-19-CTLCardinality-2024-03 29770704 m, 18687 m/sec, 187805439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 834/885 129/2000 CO4-PT-19-CTLCardinality-2024-03 29881247 m, 22108 m/sec, 188574932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 839/885 130/2000 CO4-PT-19-CTLCardinality-2024-03 29987705 m, 21291 m/sec, 189333574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 844/885 130/2000 CO4-PT-19-CTLCardinality-2024-03 30065822 m, 15623 m/sec, 189898219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 849/885 130/2000 CO4-PT-19-CTLCardinality-2024-03 30131686 m, 13172 m/sec, 190386796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 854/885 130/2000 CO4-PT-19-CTLCardinality-2024-03 30192218 m, 12106 m/sec, 190914531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 859/885 131/2000 CO4-PT-19-CTLCardinality-2024-03 30297845 m, 21125 m/sec, 191723242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 864/885 131/2000 CO4-PT-19-CTLCardinality-2024-03 30428991 m, 26229 m/sec, 192685172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 869/885 132/2000 CO4-PT-19-CTLCardinality-2024-03 30544951 m, 23192 m/sec, 193563390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 874/885 132/2000 CO4-PT-19-CTLCardinality-2024-03 30669423 m, 24894 m/sec, 194505629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 879/885 133/2000 CO4-PT-19-CTLCardinality-2024-03 30800119 m, 26139 m/sec, 195449690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 884/885 133/2000 CO4-PT-19-CTLCardinality-2024-03 30903906 m, 20757 m/sec, 196388899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for CO4-PT-19-CTLCardinality-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 CO4-PT-19-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 883 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 CO4-PT-19-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1767 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for CO4-PT-19-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 53
[[35mlola[0m][I] fired transitions : 104
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 5/883 2/5 CO4-PT-19-CTLCardinality-2024-03 271622 m, -6126456 m/sec, 1390993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 10/883 3/5 CO4-PT-19-CTLCardinality-2024-03 502575 m, 46190 m/sec, 2605152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 15/883 4/5 CO4-PT-19-CTLCardinality-2024-03 740034 m, 47491 m/sec, 3911652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 20/883 5/5 CO4-PT-19-CTLCardinality-2024-03 948404 m, 41674 m/sec, 5139944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 CTL EXCL 25/883 5/5 CO4-PT-19-CTLCardinality-2024-03 1128464 m, 36012 m/sec, 6276265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for CO4-PT-19-CTLCardinality-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-19-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1737 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/1737 2/2000 CO4-PT-19-CTLCardinality-2024-00 225313 m, 45062 m/sec, 1534243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/1737 3/2000 CO4-PT-19-CTLCardinality-2024-00 505327 m, 56002 m/sec, 2735919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/1737 4/2000 CO4-PT-19-CTLCardinality-2024-00 790431 m, 57020 m/sec, 4014567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/1737 5/2000 CO4-PT-19-CTLCardinality-2024-00 1020339 m, 45981 m/sec, 5194961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/1737 6/2000 CO4-PT-19-CTLCardinality-2024-00 1207013 m, 37334 m/sec, 6188816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/1737 7/2000 CO4-PT-19-CTLCardinality-2024-00 1410067 m, 40610 m/sec, 7314903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/1737 8/2000 CO4-PT-19-CTLCardinality-2024-00 1617542 m, 41495 m/sec, 8496480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/1737 9/2000 CO4-PT-19-CTLCardinality-2024-00 1880080 m, 52507 m/sec, 9686027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/1737 10/2000 CO4-PT-19-CTLCardinality-2024-00 2134214 m, 50826 m/sec, 10874737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/1737 11/2000 CO4-PT-19-CTLCardinality-2024-00 2372134 m, 47584 m/sec, 12173182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/1737 12/2000 CO4-PT-19-CTLCardinality-2024-00 2563360 m, 38245 m/sec, 13337240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/1737 12/2000 CO4-PT-19-CTLCardinality-2024-00 2720066 m, 31341 m/sec, 14322975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/1737 13/2000 CO4-PT-19-CTLCardinality-2024-00 2885381 m, 33063 m/sec, 15398606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/1737 14/2000 CO4-PT-19-CTLCardinality-2024-00 3041672 m, 31258 m/sec, 16465887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/1737 15/2000 CO4-PT-19-CTLCardinality-2024-00 3235790 m, 38823 m/sec, 17705566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/1737 15/2000 CO4-PT-19-CTLCardinality-2024-00 3450557 m, 42953 m/sec, 18945024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/1737 16/2000 CO4-PT-19-CTLCardinality-2024-00 3634258 m, 36740 m/sec, 20073686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/1737 17/2000 CO4-PT-19-CTLCardinality-2024-00 3778646 m, 28877 m/sec, 20981597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/1737 18/2000 CO4-PT-19-CTLCardinality-2024-00 3948173 m, 33905 m/sec, 22074216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/1737 18/2000 CO4-PT-19-CTLCardinality-2024-00 4104896 m, 31344 m/sec, 23139826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/1737 19/2000 CO4-PT-19-CTLCardinality-2024-00 4319977 m, 43016 m/sec, 24340655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/1737 19/2000 CO4-PT-19-CTLCardinality-2024-00 4383559 m, 12716 m/sec, 25663123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4396418 m, 2571 m/sec, 26929105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4449569 m, 10630 m/sec, 28293520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4449569 m, 0 m/sec, 29558617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4449569 m, 0 m/sec, 30734494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4469911 m, 4068 m/sec, 31825056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4469911 m, 0 m/sec, 32998856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4473375 m, 692 m/sec, 34216257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4479923 m, 1309 m/sec, 35496745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4495856 m, 3186 m/sec, 36771129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4530629 m, 6954 m/sec, 38084635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4561651 m, 6204 m/sec, 39480053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4561662 m, 2 m/sec, 40687724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4561662 m, 0 m/sec, 41805424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4561662 m, 0 m/sec, 42690736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4580938 m, 3855 m/sec, 43970444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/1737 20/2000 CO4-PT-19-CTLCardinality-2024-00 4580978 m, 8 m/sec, 45064765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4625689 m, 8942 m/sec, 46403906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4637964 m, 2455 m/sec, 47760457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4637964 m, 0 m/sec, 48984390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4637975 m, 2 m/sec, 50160246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4637975 m, 0 m/sec, 51064679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4659221 m, 4249 m/sec, 52303228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4659221 m, 0 m/sec, 53384936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4660467 m, 249 m/sec, 54590414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/1737 21/2000 CO4-PT-19-CTLCardinality-2024-00 4673243 m, 2555 m/sec, 55889820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/1737 22/2000 CO4-PT-19-CTLCardinality-2024-00 4977401 m, 60831 m/sec, 57132991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 245/1737 23/2000 CO4-PT-19-CTLCardinality-2024-00 5243212 m, 53162 m/sec, 58357012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 250/1737 24/2000 CO4-PT-19-CTLCardinality-2024-00 5495335 m, 50424 m/sec, 59585278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 255/1737 25/2000 CO4-PT-19-CTLCardinality-2024-00 5695911 m, 40115 m/sec, 60650997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 260/1737 26/2000 CO4-PT-19-CTLCardinality-2024-00 5894007 m, 39619 m/sec, 61751822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 265/1737 27/2000 CO4-PT-19-CTLCardinality-2024-00 6081789 m, 37556 m/sec, 62850990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 270/1737 28/2000 CO4-PT-19-CTLCardinality-2024-00 6334181 m, 50478 m/sec, 64067583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 275/1737 29/2000 CO4-PT-19-CTLCardinality-2024-00 6590353 m, 51234 m/sec, 65257274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 280/1737 30/2000 CO4-PT-19-CTLCardinality-2024-00 6838449 m, 49619 m/sec, 66544227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 285/1737 31/2000 CO4-PT-19-CTLCardinality-2024-00 7031765 m, 38663 m/sec, 67711231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 290/1737 32/2000 CO4-PT-19-CTLCardinality-2024-00 7194610 m, 32569 m/sec, 68737716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 295/1737 32/2000 CO4-PT-19-CTLCardinality-2024-00 7356701 m, 32418 m/sec, 69800279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 300/1737 33/2000 CO4-PT-19-CTLCardinality-2024-00 7518521 m, 32364 m/sec, 70906149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 305/1737 34/2000 CO4-PT-19-CTLCardinality-2024-00 7719333 m, 40162 m/sec, 72175378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 310/1737 35/2000 CO4-PT-19-CTLCardinality-2024-00 7941114 m, 44356 m/sec, 73452743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 315/1737 36/2000 CO4-PT-19-CTLCardinality-2024-00 8125338 m, 36844 m/sec, 74578422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 320/1737 36/2000 CO4-PT-19-CTLCardinality-2024-00 8280713 m, 31075 m/sec, 75558030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 325/1737 37/2000 CO4-PT-19-CTLCardinality-2024-00 8453093 m, 34476 m/sec, 76693620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 330/1737 38/2000 CO4-PT-19-CTLCardinality-2024-00 8612152 m, 31811 m/sec, 77782596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 335/1737 39/2000 CO4-PT-19-CTLCardinality-2024-00 8845757 m, 46721 m/sec, 79026800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 340/1737 40/2000 CO4-PT-19-CTLCardinality-2024-00 9064550 m, 43758 m/sec, 80202672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 345/1737 41/2000 CO4-PT-19-CTLCardinality-2024-00 9308578 m, 48805 m/sec, 81398010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 350/1737 42/2000 CO4-PT-19-CTLCardinality-2024-00 9525383 m, 43361 m/sec, 82575661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 355/1737 43/2000 CO4-PT-19-CTLCardinality-2024-00 9766913 m, 48306 m/sec, 83748223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 360/1737 43/2000 CO4-PT-19-CTLCardinality-2024-00 9973948 m, 41407 m/sec, 84883722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 365/1737 44/2000 CO4-PT-19-CTLCardinality-2024-00 10218872 m, 48984 m/sec, 86059844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 370/1737 45/2000 CO4-PT-19-CTLCardinality-2024-00 10431528 m, 42531 m/sec, 87246054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 375/1737 46/2000 CO4-PT-19-CTLCardinality-2024-00 10685552 m, 50804 m/sec, 88444565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 380/1737 47/2000 CO4-PT-19-CTLCardinality-2024-00 10898285 m, 42546 m/sec, 89635419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 385/1737 48/2000 CO4-PT-19-CTLCardinality-2024-00 11149522 m, 50247 m/sec, 90816419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 390/1737 49/2000 CO4-PT-19-CTLCardinality-2024-00 11356729 m, 41441 m/sec, 91936610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2253 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 395/1737 51/2000 CO4-PT-19-CTLCardinality-2024-00 11649611 m, 58576 m/sec, 93101358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2258 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 400/1737 52/2000 CO4-PT-19-CTLCardinality-2024-00 11907542 m, 51586 m/sec, 94294256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2263 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 405/1737 53/2000 CO4-PT-19-CTLCardinality-2024-00 12132420 m, 44975 m/sec, 95477462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2268 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 410/1737 54/2000 CO4-PT-19-CTLCardinality-2024-00 12372491 m, 48014 m/sec, 96681959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2273 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 415/1737 55/2000 CO4-PT-19-CTLCardinality-2024-00 12591197 m, 43741 m/sec, 97863673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2278 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 420/1737 56/2000 CO4-PT-19-CTLCardinality-2024-00 12888906 m, 59541 m/sec, 99055370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2283 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 425/1737 57/2000 CO4-PT-19-CTLCardinality-2024-00 13160070 m, 54232 m/sec, 100217763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2288 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 430/1737 58/2000 CO4-PT-19-CTLCardinality-2024-00 13432508 m, 54487 m/sec, 101389739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2293 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 435/1737 59/2000 CO4-PT-19-CTLCardinality-2024-00 13694721 m, 52442 m/sec, 102604542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2298 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 440/1737 61/2000 CO4-PT-19-CTLCardinality-2024-00 13973346 m, 55725 m/sec, 103783740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2303 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 445/1737 62/2000 CO4-PT-19-CTLCardinality-2024-00 14229476 m, 51226 m/sec, 104945041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2308 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 450/1737 63/2000 CO4-PT-19-CTLCardinality-2024-00 14546736 m, 63452 m/sec, 106182402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2313 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 455/1737 65/2000 CO4-PT-19-CTLCardinality-2024-00 14876649 m, 65982 m/sec, 107521446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2318 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 460/1737 66/2000 CO4-PT-19-CTLCardinality-2024-00 15116993 m, 48068 m/sec, 108684956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2323 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 465/1737 67/2000 CO4-PT-19-CTLCardinality-2024-00 15386568 m, 53915 m/sec, 109911693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2328 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 470/1737 68/2000 CO4-PT-19-CTLCardinality-2024-00 15666462 m, 55978 m/sec, 111227384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2333 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 475/1737 69/2000 CO4-PT-19-CTLCardinality-2024-00 15950032 m, 56714 m/sec, 112504842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2338 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 480/1737 70/2000 CO4-PT-19-CTLCardinality-2024-00 16190243 m, 48042 m/sec, 113755627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2343 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 485/1737 72/2000 CO4-PT-19-CTLCardinality-2024-00 16448320 m, 51615 m/sec, 114924140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2348 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 490/1737 73/2000 CO4-PT-19-CTLCardinality-2024-00 16715079 m, 53351 m/sec, 116203217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2353 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 495/1737 74/2000 CO4-PT-19-CTLCardinality-2024-00 16970926 m, 51169 m/sec, 117418525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2358 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 500/1737 75/2000 CO4-PT-19-CTLCardinality-2024-00 17194153 m, 44645 m/sec, 118532199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2363 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 505/1737 76/2000 CO4-PT-19-CTLCardinality-2024-00 17422539 m, 45677 m/sec, 119721913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2368 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 510/1737 77/2000 CO4-PT-19-CTLCardinality-2024-00 17643123 m, 44116 m/sec, 120884471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2373 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-03: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-19-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 515/1737 78/2000 CO4-PT-19-CTLCardinality-2024-00 17854717 m, 42318 m/sec, 121973405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2378 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-06: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-19-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-19-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-19"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-19, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899500145"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-19.tgz
mv CO4-PT-19 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;