About the Execution of LoLA for CO4-PT-18
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7132.888 | 3600000.00 | 1358563.00 | 10977.50 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400139.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-18, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400139
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 732K
-rw-r--r-- 1 mcc users 5.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 14K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 239K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-18-LTLCardinality-00
FORMULA_NAME CO4-PT-18-LTLCardinality-01
FORMULA_NAME CO4-PT-18-LTLCardinality-02
FORMULA_NAME CO4-PT-18-LTLCardinality-03
FORMULA_NAME CO4-PT-18-LTLCardinality-04
FORMULA_NAME CO4-PT-18-LTLCardinality-05
FORMULA_NAME CO4-PT-18-LTLCardinality-06
FORMULA_NAME CO4-PT-18-LTLCardinality-07
FORMULA_NAME CO4-PT-18-LTLCardinality-08
FORMULA_NAME CO4-PT-18-LTLCardinality-09
FORMULA_NAME CO4-PT-18-LTLCardinality-10
FORMULA_NAME CO4-PT-18-LTLCardinality-11
FORMULA_NAME CO4-PT-18-LTLCardinality-12
FORMULA_NAME CO4-PT-18-LTLCardinality-13
FORMULA_NAME CO4-PT-18-LTLCardinality-14
FORMULA_NAME CO4-PT-18-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717408093299
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 177 transitions removed,157 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 CO4-PT-18-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for CO4-PT-18-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 CO4-PT-18-LTLCardinality-08
[[35mlola[0m][I] time limit : 142 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for CO4-PT-18-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 CO4-PT-18-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for CO4-PT-18-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-18-LTLCardinality-05
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CO4-PT-18-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 CO4-PT-18-LTLCardinality-11
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for CO4-PT-18-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 CO4-PT-18-LTLCardinality-15
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-18-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 CO4-PT-18-LTLCardinality-12
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for CO4-PT-18-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42728
[[35mlola[0m][I] fired transitions : 121209
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 CO4-PT-18-LTLCardinality-14
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for CO4-PT-18-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CO4-PT-18-LTLCardinality-13
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for CO4-PT-18-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9626
[[35mlola[0m][I] fired transitions : 31550
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CO4-PT-18-LTLCardinality-09
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CO4-PT-18-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 146460
[[35mlola[0m][I] fired transitions : 439832
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-18-LTLCardinality-07
[[35mlola[0m][I] time limit : 507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for CO4-PT-18-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CO4-PT-18-LTLCardinality-06
[[35mlola[0m][I] time limit : 591 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 3/591 2/2000 CO4-PT-18-LTLCardinality-06 257988 m, 51597 m/sec, 923253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 8/591 5/2000 CO4-PT-18-LTLCardinality-06 628198 m, 74042 m/sec, 2616685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 13/591 7/2000 CO4-PT-18-LTLCardinality-06 995233 m, 73407 m/sec, 4251327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 18/591 10/2000 CO4-PT-18-LTLCardinality-06 1372896 m, 75532 m/sec, 5797408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 23/591 12/2000 CO4-PT-18-LTLCardinality-06 1682953 m, 62011 m/sec, 7537920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 28/591 13/2000 CO4-PT-18-LTLCardinality-06 1954923 m, 54394 m/sec, 9125611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 33/591 15/2000 CO4-PT-18-LTLCardinality-06 2247984 m, 58612 m/sec, 10787488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 38/591 17/2000 CO4-PT-18-LTLCardinality-06 2522960 m, 54995 m/sec, 12391320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 43/591 19/2000 CO4-PT-18-LTLCardinality-06 2809727 m, 57353 m/sec, 14037862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 48/591 21/2000 CO4-PT-18-LTLCardinality-06 3096688 m, 57392 m/sec, 15698450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 53/591 23/2000 CO4-PT-18-LTLCardinality-06 3382740 m, 57210 m/sec, 17327024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 58/591 25/2000 CO4-PT-18-LTLCardinality-06 3710648 m, 65581 m/sec, 18960295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 63/591 27/2000 CO4-PT-18-LTLCardinality-06 4032724 m, 64415 m/sec, 20585605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 68/591 29/2000 CO4-PT-18-LTLCardinality-06 4301385 m, 53732 m/sec, 22139307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 73/591 31/2000 CO4-PT-18-LTLCardinality-06 4597919 m, 59306 m/sec, 23741647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 78/591 33/2000 CO4-PT-18-LTLCardinality-06 4899317 m, 60279 m/sec, 25294212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 83/591 34/2000 CO4-PT-18-LTLCardinality-06 5164454 m, 53027 m/sec, 26861814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 88/591 36/2000 CO4-PT-18-LTLCardinality-06 5392659 m, 45641 m/sec, 28408743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 93/591 37/2000 CO4-PT-18-LTLCardinality-06 5624924 m, 46453 m/sec, 29976967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 98/591 39/2000 CO4-PT-18-LTLCardinality-06 5864792 m, 47973 m/sec, 31586065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 103/591 40/2000 CO4-PT-18-LTLCardinality-06 6073160 m, 41673 m/sec, 33056090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 108/591 42/2000 CO4-PT-18-LTLCardinality-06 6328261 m, 51020 m/sec, 34733182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 113/591 43/2000 CO4-PT-18-LTLCardinality-06 6543887 m, 43125 m/sec, 36260199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 118/591 45/2000 CO4-PT-18-LTLCardinality-06 6792928 m, 49808 m/sec, 37885319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 123/591 46/2000 CO4-PT-18-LTLCardinality-06 7019867 m, 45387 m/sec, 39401687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 128/591 48/2000 CO4-PT-18-LTLCardinality-06 7303179 m, 56662 m/sec, 41015138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 133/591 51/2000 CO4-PT-18-LTLCardinality-06 7718917 m, 83147 m/sec, 42713389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 138/591 53/2000 CO4-PT-18-LTLCardinality-06 8043114 m, 64839 m/sec, 44305687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 143/591 56/2000 CO4-PT-18-LTLCardinality-06 8439294 m, 79236 m/sec, 45910392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 148/591 58/2000 CO4-PT-18-LTLCardinality-06 8775125 m, 67166 m/sec, 47476208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 153/591 60/2000 CO4-PT-18-LTLCardinality-06 9040226 m, 53020 m/sec, 49023583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 158/591 62/2000 CO4-PT-18-LTLCardinality-06 9330584 m, 58071 m/sec, 50684222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 163/591 63/2000 CO4-PT-18-LTLCardinality-06 9592780 m, 52439 m/sec, 52195807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 168/591 65/2000 CO4-PT-18-LTLCardinality-06 9883432 m, 58130 m/sec, 53874012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 173/591 67/2000 CO4-PT-18-LTLCardinality-06 10125968 m, 48507 m/sec, 55286102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 178/591 69/2000 CO4-PT-18-LTLCardinality-06 10403668 m, 55540 m/sec, 56871102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 183/591 70/2000 CO4-PT-18-LTLCardinality-06 10661949 m, 51656 m/sec, 58355245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 188/591 72/2000 CO4-PT-18-LTLCardinality-06 10990055 m, 65621 m/sec, 59923421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 193/591 75/2000 CO4-PT-18-LTLCardinality-06 11315054 m, 64999 m/sec, 61372524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 198/591 77/2000 CO4-PT-18-LTLCardinality-06 11594121 m, 55813 m/sec, 62765675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 203/591 78/2000 CO4-PT-18-LTLCardinality-06 11846331 m, 50442 m/sec, 64141424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 208/591 80/2000 CO4-PT-18-LTLCardinality-06 12116346 m, 54003 m/sec, 65511865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 213/591 82/2000 CO4-PT-18-LTLCardinality-06 12382699 m, 53270 m/sec, 67072384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 218/591 84/2000 CO4-PT-18-LTLCardinality-06 12664012 m, 56262 m/sec, 68681828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 223/591 85/2000 CO4-PT-18-LTLCardinality-06 12912705 m, 49738 m/sec, 70192077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 228/591 87/2000 CO4-PT-18-LTLCardinality-06 13172392 m, 51937 m/sec, 71718392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 233/591 88/2000 CO4-PT-18-LTLCardinality-06 13388852 m, 43292 m/sec, 73035707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 238/591 90/2000 CO4-PT-18-LTLCardinality-06 13603141 m, 42857 m/sec, 74383627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 243/591 91/2000 CO4-PT-18-LTLCardinality-06 13848956 m, 49163 m/sec, 76001434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 248/591 93/2000 CO4-PT-18-LTLCardinality-06 14099243 m, 50057 m/sec, 77292159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 253/591 95/2000 CO4-PT-18-LTLCardinality-06 14390855 m, 58322 m/sec, 78821412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 258/591 97/2000 CO4-PT-18-LTLCardinality-06 14675337 m, 56896 m/sec, 80330389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 263/591 99/2000 CO4-PT-18-LTLCardinality-06 14942421 m, 53416 m/sec, 81786229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 268/591 101/2000 CO4-PT-18-LTLCardinality-06 15233993 m, 58314 m/sec, 83314225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 273/591 102/2000 CO4-PT-18-LTLCardinality-06 15493517 m, 51904 m/sec, 84723250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 278/591 104/2000 CO4-PT-18-LTLCardinality-06 15763908 m, 54078 m/sec, 86159060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 283/591 106/2000 CO4-PT-18-LTLCardinality-06 16006091 m, 48436 m/sec, 87450966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 288/591 107/2000 CO4-PT-18-LTLCardinality-06 16208806 m, 40543 m/sec, 88476459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 293/591 109/2000 CO4-PT-18-LTLCardinality-06 16440080 m, 46254 m/sec, 89918611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 298/591 110/2000 CO4-PT-18-LTLCardinality-06 16686932 m, 49370 m/sec, 91593945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 303/591 112/2000 CO4-PT-18-LTLCardinality-06 16925116 m, 47636 m/sec, 93223134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 308/591 113/2000 CO4-PT-18-LTLCardinality-06 17138373 m, 42651 m/sec, 94774192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 313/591 115/2000 CO4-PT-18-LTLCardinality-06 17377657 m, 47856 m/sec, 96378988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 318/591 116/2000 CO4-PT-18-LTLCardinality-06 17576025 m, 39673 m/sec, 97782011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 323/591 117/2000 CO4-PT-18-LTLCardinality-06 17755244 m, 35843 m/sec, 99039789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 328/591 118/2000 CO4-PT-18-LTLCardinality-06 17948659 m, 38683 m/sec, 100502456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 333/591 120/2000 CO4-PT-18-LTLCardinality-06 18169753 m, 44218 m/sec, 102177240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 338/591 121/2000 CO4-PT-18-LTLCardinality-06 18327419 m, 31533 m/sec, 103228187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 343/591 122/2000 CO4-PT-18-LTLCardinality-06 18564714 m, 47459 m/sec, 104740344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 348/591 124/2000 CO4-PT-18-LTLCardinality-06 18809219 m, 48901 m/sec, 106403720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 353/591 126/2000 CO4-PT-18-LTLCardinality-06 19043663 m, 46888 m/sec, 108003651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 358/591 127/2000 CO4-PT-18-LTLCardinality-06 19244258 m, 40119 m/sec, 109469079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 363/591 128/2000 CO4-PT-18-LTLCardinality-06 19483781 m, 47904 m/sec, 111069818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 368/591 130/2000 CO4-PT-18-LTLCardinality-06 19691734 m, 41590 m/sec, 112498383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 373/591 131/2000 CO4-PT-18-LTLCardinality-06 19871879 m, 36029 m/sec, 113767598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 378/591 132/2000 CO4-PT-18-LTLCardinality-06 20056581 m, 36940 m/sec, 115118043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 383/591 133/2000 CO4-PT-18-LTLCardinality-06 20250196 m, 38723 m/sec, 116615742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 388/591 135/2000 CO4-PT-18-LTLCardinality-06 20440178 m, 37996 m/sec, 117982861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 393/591 136/2000 CO4-PT-18-LTLCardinality-06 20668463 m, 45657 m/sec, 119462365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 398/591 138/2000 CO4-PT-18-LTLCardinality-06 20915449 m, 49397 m/sec, 121133841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 403/591 139/2000 CO4-PT-18-LTLCardinality-06 21150536 m, 47017 m/sec, 122747294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 408/591 141/2000 CO4-PT-18-LTLCardinality-06 21354903 m, 40873 m/sec, 124238470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 413/591 142/2000 CO4-PT-18-LTLCardinality-06 21591635 m, 47346 m/sec, 125830738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 418/591 143/2000 CO4-PT-18-LTLCardinality-06 21794977 m, 40668 m/sec, 127251145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 423/591 145/2000 CO4-PT-18-LTLCardinality-06 21975946 m, 36193 m/sec, 128535858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 428/591 146/2000 CO4-PT-18-LTLCardinality-06 22164456 m, 37702 m/sec, 129921979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 433/591 147/2000 CO4-PT-18-LTLCardinality-06 22380551 m, 43219 m/sec, 131570682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 438/591 148/2000 CO4-PT-18-LTLCardinality-06 22558488 m, 35587 m/sec, 132805004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 443/591 150/2000 CO4-PT-18-LTLCardinality-06 22774320 m, 43166 m/sec, 134206325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 448/591 151/2000 CO4-PT-18-LTLCardinality-06 23025214 m, 50178 m/sec, 135862838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 453/591 153/2000 CO4-PT-18-LTLCardinality-06 23270372 m, 49031 m/sec, 137541715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 458/591 154/2000 CO4-PT-18-LTLCardinality-06 23477691 m, 41463 m/sec, 139034902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 463/591 156/2000 CO4-PT-18-LTLCardinality-06 23708429 m, 46147 m/sec, 140604163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 468/591 157/2000 CO4-PT-18-LTLCardinality-06 23925771 m, 43468 m/sec, 142091474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 473/591 158/2000 CO4-PT-18-LTLCardinality-06 24109390 m, 36723 m/sec, 143382091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 478/591 160/2000 CO4-PT-18-LTLCardinality-06 24292666 m, 36655 m/sec, 144705239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 483/591 161/2000 CO4-PT-18-LTLCardinality-06 24477655 m, 36997 m/sec, 146127597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 488/591 162/2000 CO4-PT-18-LTLCardinality-06 24728033 m, 50075 m/sec, 147776662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 493/591 164/2000 CO4-PT-18-LTLCardinality-06 24992060 m, 52805 m/sec, 149223155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 498/591 166/2000 CO4-PT-18-LTLCardinality-06 25293976 m, 60383 m/sec, 150657540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 503/591 168/2000 CO4-PT-18-LTLCardinality-06 25588737 m, 58952 m/sec, 152255117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 508/591 170/2000 CO4-PT-18-LTLCardinality-06 25840481 m, 50348 m/sec, 153771763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 513/591 172/2000 CO4-PT-18-LTLCardinality-06 26145968 m, 61097 m/sec, 155293943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 518/591 174/2000 CO4-PT-18-LTLCardinality-06 26422111 m, 55228 m/sec, 156698663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 523/591 175/2000 CO4-PT-18-LTLCardinality-06 26673370 m, 50251 m/sec, 158330158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 528/591 177/2000 CO4-PT-18-LTLCardinality-06 26882151 m, 41756 m/sec, 159807821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 533/591 178/2000 CO4-PT-18-LTLCardinality-06 27122891 m, 48148 m/sec, 161375328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 538/591 180/2000 CO4-PT-18-LTLCardinality-06 27345808 m, 44583 m/sec, 162869348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 543/591 181/2000 CO4-PT-18-LTLCardinality-06 27568137 m, 44465 m/sec, 164404544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 548/591 183/2000 CO4-PT-18-LTLCardinality-06 27810758 m, 48524 m/sec, 166035044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 553/591 184/2000 CO4-PT-18-LTLCardinality-06 28023216 m, 42491 m/sec, 167539748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 558/591 186/2000 CO4-PT-18-LTLCardinality-06 28265506 m, 48458 m/sec, 169109356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 563/591 187/2000 CO4-PT-18-LTLCardinality-06 28480649 m, 43028 m/sec, 170566642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 568/591 189/2000 CO4-PT-18-LTLCardinality-06 28763152 m, 56500 m/sec, 172143930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 573/591 191/2000 CO4-PT-18-LTLCardinality-06 29080670 m, 63503 m/sec, 173731739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 578/591 193/2000 CO4-PT-18-LTLCardinality-06 29348418 m, 53549 m/sec, 175268141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 583/591 195/2000 CO4-PT-18-LTLCardinality-06 29635191 m, 57354 m/sec, 176846880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 588/591 197/2000 CO4-PT-18-LTLCardinality-06 29934743 m, 59910 m/sec, 178377657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for CO4-PT-18-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CO4-PT-18-LTLCardinality-04
[[35mlola[0m][I] time limit : 591 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CO4-PT-18-LTLCardinality-06
[[35mlola[0m][I] time limit : 2956 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CO4-PT-18-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/591 3/5 CO4-PT-18-LTLCardinality-06 437820 m, -5899384 m/sec, 1718191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for CO4-PT-18-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 CO4-PT-18-LTLCardinality-03
[[35mlola[0m][I] time limit : 736 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/736 3/2000 CO4-PT-18-LTLCardinality-03 439426 m, 87885 m/sec, 1725816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/736 6/2000 CO4-PT-18-LTLCardinality-03 767156 m, 65546 m/sec, 3350542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/736 8/2000 CO4-PT-18-LTLCardinality-03 1174015 m, 81371 m/sec, 4994269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/736 11/2000 CO4-PT-18-LTLCardinality-03 1523399 m, 69876 m/sec, 6618154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/736 12/2000 CO4-PT-18-LTLCardinality-03 1793360 m, 53992 m/sec, 8197784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/736 14/2000 CO4-PT-18-LTLCardinality-03 2086951 m, 58718 m/sec, 9870043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/736 16/2000 CO4-PT-18-LTLCardinality-03 2334822 m, 49574 m/sec, 11299831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/736 18/2000 CO4-PT-18-LTLCardinality-03 2613742 m, 55784 m/sec, 12912430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/736 19/2000 CO4-PT-18-LTLCardinality-03 2868481 m, 50947 m/sec, 14392655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/736 21/2000 CO4-PT-18-LTLCardinality-03 3151345 m, 56572 m/sec, 16009320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/736 23/2000 CO4-PT-18-LTLCardinality-03 3408706 m, 51472 m/sec, 17488336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/736 25/2000 CO4-PT-18-LTLCardinality-03 3726821 m, 63623 m/sec, 19034019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/736 27/2000 CO4-PT-18-LTLCardinality-03 4020284 m, 58692 m/sec, 20514521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/736 29/2000 CO4-PT-18-LTLCardinality-03 4274520 m, 50847 m/sec, 21971247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/736 30/2000 CO4-PT-18-LTLCardinality-03 4534972 m, 52090 m/sec, 23432732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/736 32/2000 CO4-PT-18-LTLCardinality-03 4821865 m, 57378 m/sec, 24891256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/736 34/2000 CO4-PT-18-LTLCardinality-03 5070780 m, 49783 m/sec, 26229303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/736 35/2000 CO4-PT-18-LTLCardinality-03 5300875 m, 46019 m/sec, 27781544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/736 37/2000 CO4-PT-18-LTLCardinality-03 5501146 m, 40054 m/sec, 29202527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/736 38/2000 CO4-PT-18-LTLCardinality-03 5730130 m, 45796 m/sec, 30681910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/736 39/2000 CO4-PT-18-LTLCardinality-03 5936121 m, 41198 m/sec, 32067981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/736 41/2000 CO4-PT-18-LTLCardinality-03 6152789 m, 43333 m/sec, 33554124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/736 42/2000 CO4-PT-18-LTLCardinality-03 6383771 m, 46196 m/sec, 35111518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/736 44/2000 CO4-PT-18-LTLCardinality-03 6587502 m, 40746 m/sec, 36559322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/736 45/2000 CO4-PT-18-LTLCardinality-03 6817166 m, 45932 m/sec, 38041020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/736 47/2000 CO4-PT-18-LTLCardinality-03 7023446 m, 41256 m/sec, 39429663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/736 48/2000 CO4-PT-18-LTLCardinality-03 7267845 m, 48879 m/sec, 40917959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/736 51/2000 CO4-PT-18-LTLCardinality-03 7678018 m, 82034 m/sec, 42520301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/736 53/2000 CO4-PT-18-LTLCardinality-03 7978990 m, 60194 m/sec, 43999894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/736 55/2000 CO4-PT-18-LTLCardinality-03 8355439 m, 75289 m/sec, 45559966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/736 58/2000 CO4-PT-18-LTLCardinality-03 8693890 m, 67690 m/sec, 47015847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/736 59/2000 CO4-PT-18-LTLCardinality-03 8966634 m, 54548 m/sec, 48583263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/736 61/2000 CO4-PT-18-LTLCardinality-03 9222465 m, 51166 m/sec, 50069527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/736 63/2000 CO4-PT-18-LTLCardinality-03 9492733 m, 54053 m/sec, 51605409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/736 64/2000 CO4-PT-18-LTLCardinality-03 9735157 m, 48484 m/sec, 53042666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/736 66/2000 CO4-PT-18-LTLCardinality-03 10017161 m, 56400 m/sec, 54642989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/736 68/2000 CO4-PT-18-LTLCardinality-03 10260715 m, 48710 m/sec, 56091160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/736 70/2000 CO4-PT-18-LTLCardinality-03 10552788 m, 58414 m/sec, 57723101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/736 71/2000 CO4-PT-18-LTLCardinality-03 10812273 m, 51897 m/sec, 59199709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/736 74/2000 CO4-PT-18-LTLCardinality-03 11169018 m, 71349 m/sec, 60704269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/736 76/2000 CO4-PT-18-LTLCardinality-03 11463815 m, 58959 m/sec, 62059540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/736 77/2000 CO4-PT-18-LTLCardinality-03 11724093 m, 52055 m/sec, 63492223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/736 79/2000 CO4-PT-18-LTLCardinality-03 11967094 m, 48600 m/sec, 64704231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/736 81/2000 CO4-PT-18-LTLCardinality-03 12260935 m, 58768 m/sec, 66306292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/736 83/2000 CO4-PT-18-LTLCardinality-03 12526522 m, 53117 m/sec, 67914044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/736 84/2000 CO4-PT-18-LTLCardinality-03 12787185 m, 52132 m/sec, 69429115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/736 86/2000 CO4-PT-18-LTLCardinality-03 13024992 m, 47561 m/sec, 70864028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/736 87/2000 CO4-PT-18-LTLCardinality-03 13253274 m, 45656 m/sec, 72219117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/736 89/2000 CO4-PT-18-LTLCardinality-03 13449580 m, 39261 m/sec, 73409021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 250/736 90/2000 CO4-PT-18-LTLCardinality-03 13656560 m, 41396 m/sec, 74739613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 255/736 92/2000 CO4-PT-18-LTLCardinality-03 13890987 m, 46885 m/sec, 76308102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 260/736 93/2000 CO4-PT-18-LTLCardinality-03 14119150 m, 45632 m/sec, 77386100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 265/736 95/2000 CO4-PT-18-LTLCardinality-03 14391248 m, 54419 m/sec, 78823633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 270/736 97/2000 CO4-PT-18-LTLCardinality-03 14655678 m, 52886 m/sec, 80228458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 275/736 98/2000 CO4-PT-18-LTLCardinality-03 14907921 m, 50448 m/sec, 81604903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 280/736 100/2000 CO4-PT-18-LTLCardinality-03 15179630 m, 54341 m/sec, 83027656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 285/736 102/2000 CO4-PT-18-LTLCardinality-03 15432715 m, 50617 m/sec, 84411743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 290/736 104/2000 CO4-PT-18-LTLCardinality-03 15691710 m, 51799 m/sec, 85763598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 295/736 105/2000 CO4-PT-18-LTLCardinality-03 15933554 m, 48368 m/sec, 87080324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 300/736 107/2000 CO4-PT-18-LTLCardinality-03 16128149 m, 38919 m/sec, 88067310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 305/736 108/2000 CO4-PT-18-LTLCardinality-03 16317156 m, 37801 m/sec, 89140426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 310/736 110/2000 CO4-PT-18-LTLCardinality-03 16572810 m, 51130 m/sec, 90779156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 315/736 111/2000 CO4-PT-18-LTLCardinality-03 16807286 m, 46895 m/sec, 92440268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 320/736 112/2000 CO4-PT-18-LTLCardinality-03 17025698 m, 43682 m/sec, 93936242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 325/736 114/2000 CO4-PT-18-LTLCardinality-03 17239430 m, 42746 m/sec, 95444078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 330/736 115/2000 CO4-PT-18-LTLCardinality-03 17458547 m, 43823 m/sec, 96936687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 335/736 116/2000 CO4-PT-18-LTLCardinality-03 17636661 m, 35622 m/sec, 98213832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 340/736 118/2000 CO4-PT-18-LTLCardinality-03 17812070 m, 35081 m/sec, 99455320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 345/736 119/2000 CO4-PT-18-LTLCardinality-03 17999998 m, 37585 m/sec, 100885984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 350/736 120/2000 CO4-PT-18-LTLCardinality-03 18199778 m, 39956 m/sec, 102418584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 355/736 121/2000 CO4-PT-18-LTLCardinality-03 18357944 m, 31633 m/sec, 103422513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 360/736 123/2000 CO4-PT-18-LTLCardinality-03 18609234 m, 50258 m/sec, 105012356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 365/736 124/2000 CO4-PT-18-LTLCardinality-03 18834916 m, 45136 m/sec, 106604845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 370/736 126/2000 CO4-PT-18-LTLCardinality-03 19061028 m, 45222 m/sec, 108119750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 375/736 127/2000 CO4-PT-18-LTLCardinality-03 19255132 m, 38820 m/sec, 109540031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 380/736 128/2000 CO4-PT-18-LTLCardinality-03 19483531 m, 45679 m/sec, 111068215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 385/736 130/2000 CO4-PT-18-LTLCardinality-03 19681580 m, 39609 m/sec, 112425752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 390/736 131/2000 CO4-PT-18-LTLCardinality-03 19855389 m, 34761 m/sec, 113653400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 395/736 132/2000 CO4-PT-18-LTLCardinality-03 20034202 m, 35762 m/sec, 114947329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 400/736 133/2000 CO4-PT-18-LTLCardinality-03 20210962 m, 35352 m/sec, 116311044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 405/736 134/2000 CO4-PT-18-LTLCardinality-03 20411245 m, 40056 m/sec, 117789102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 410/736 136/2000 CO4-PT-18-LTLCardinality-03 20601407 m, 38032 m/sec, 119047586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 415/736 137/2000 CO4-PT-18-LTLCardinality-03 20847133 m, 49145 m/sec, 120643434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 420/736 139/2000 CO4-PT-18-LTLCardinality-03 21084585 m, 47490 m/sec, 122311320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 425/736 140/2000 CO4-PT-18-LTLCardinality-03 21290420 m, 41167 m/sec, 123756766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 430/736 142/2000 CO4-PT-18-LTLCardinality-03 21502262 m, 42368 m/sec, 125227067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 435/736 143/2000 CO4-PT-18-LTLCardinality-03 21718082 m, 43164 m/sec, 126696744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 440/736 144/2000 CO4-PT-18-LTLCardinality-03 21895557 m, 35495 m/sec, 127967522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 445/736 145/2000 CO4-PT-18-LTLCardinality-03 22070407 m, 34970 m/sec, 129205662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 450/736 146/2000 CO4-PT-18-LTLCardinality-03 22257641 m, 37446 m/sec, 130630749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 455/736 148/2000 CO4-PT-18-LTLCardinality-03 22460734 m, 40618 m/sec, 132193895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 460/736 149/2000 CO4-PT-18-LTLCardinality-03 22621022 m, 32057 m/sec, 133210964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 465/736 150/2000 CO4-PT-18-LTLCardinality-03 22875091 m, 50813 m/sec, 134819927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 470/736 152/2000 CO4-PT-18-LTLCardinality-03 23101591 m, 45300 m/sec, 136426906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 475/736 153/2000 CO4-PT-18-LTLCardinality-03 23333401 m, 46362 m/sec, 137975519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 480/736 155/2000 CO4-PT-18-LTLCardinality-03 23533333 m, 39986 m/sec, 139435658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 485/736 156/2000 CO4-PT-18-LTLCardinality-03 23762443 m, 45822 m/sec, 140964846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 490/736 157/2000 CO4-PT-18-LTLCardinality-03 23958287 m, 39168 m/sec, 142318362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 495/736 159/2000 CO4-PT-18-LTLCardinality-03 24132123 m, 34767 m/sec, 143540023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 500/736 160/2000 CO4-PT-18-LTLCardinality-03 24310891 m, 35753 m/sec, 144846055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 505/736 161/2000 CO4-PT-18-LTLCardinality-03 24493637 m, 36549 m/sec, 146257793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 510/736 163/2000 CO4-PT-18-LTLCardinality-03 24735286 m, 48329 m/sec, 147810256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 515/736 164/2000 CO4-PT-18-LTLCardinality-03 24988411 m, 50625 m/sec, 149202118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 520/736 166/2000 CO4-PT-18-LTLCardinality-03 25274426 m, 57203 m/sec, 150556489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 525/736 168/2000 CO4-PT-18-LTLCardinality-03 25567267 m, 58568 m/sec, 152128939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 530/736 170/2000 CO4-PT-18-LTLCardinality-03 25807539 m, 48054 m/sec, 153574577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 535/736 172/2000 CO4-PT-18-LTLCardinality-03 26100104 m, 58513 m/sec, 155070926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 540/736 173/2000 CO4-PT-18-LTLCardinality-03 26376906 m, 55360 m/sec, 156478344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 545/736 175/2000 CO4-PT-18-LTLCardinality-03 26619172 m, 48453 m/sec, 157965805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 550/736 176/2000 CO4-PT-18-LTLCardinality-03 26829489 m, 42063 m/sec, 159399402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 555/736 178/2000 CO4-PT-18-LTLCardinality-03 27047052 m, 43512 m/sec, 160869225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 560/736 179/2000 CO4-PT-18-LTLCardinality-03 27277240 m, 46037 m/sec, 162413498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 565/736 181/2000 CO4-PT-18-LTLCardinality-03 27480495 m, 40651 m/sec, 163863006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 570/736 182/2000 CO4-PT-18-LTLCardinality-03 27711717 m, 46244 m/sec, 165364124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 575/736 183/2000 CO4-PT-18-LTLCardinality-03 27917230 m, 41102 m/sec, 166762020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 580/736 185/2000 CO4-PT-18-LTLCardinality-03 28139310 m, 44416 m/sec, 168263802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 585/736 186/2000 CO4-PT-18-LTLCardinality-03 28371370 m, 46412 m/sec, 169819604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 590/736 188/2000 CO4-PT-18-LTLCardinality-03 28576811 m, 41088 m/sec, 171267864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 595/736 190/2000 CO4-PT-18-LTLCardinality-03 28891843 m, 63006 m/sec, 172749375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 600/736 192/2000 CO4-PT-18-LTLCardinality-03 29186568 m, 58945 m/sec, 174336378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 605/736 193/2000 CO4-PT-18-LTLCardinality-03 29432622 m, 49210 m/sec, 175814375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 610/736 195/2000 CO4-PT-18-LTLCardinality-03 29729217 m, 59319 m/sec, 177331562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 615/736 197/2000 CO4-PT-18-LTLCardinality-03 30010855 m, 56327 m/sec, 178763168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 620/736 199/2000 CO4-PT-18-LTLCardinality-03 30262483 m, 50325 m/sec, 180328403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 625/736 200/2000 CO4-PT-18-LTLCardinality-03 30475904 m, 42684 m/sec, 181789911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 630/736 202/2000 CO4-PT-18-LTLCardinality-03 30702684 m, 45356 m/sec, 183310465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 635/736 203/2000 CO4-PT-18-LTLCardinality-03 30932266 m, 45916 m/sec, 184851600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 640/736 204/2000 CO4-PT-18-LTLCardinality-03 31134798 m, 40506 m/sec, 186279681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 645/736 206/2000 CO4-PT-18-LTLCardinality-03 31379417 m, 48923 m/sec, 187884107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 650/736 207/2000 CO4-PT-18-LTLCardinality-03 31583617 m, 40840 m/sec, 189305021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 655/736 209/2000 CO4-PT-18-LTLCardinality-03 31817329 m, 46742 m/sec, 190847247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 660/736 210/2000 CO4-PT-18-LTLCardinality-03 32043511 m, 45236 m/sec, 192373112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 665/736 212/2000 CO4-PT-18-LTLCardinality-03 32275726 m, 46443 m/sec, 193883287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for CO4-PT-18-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32376652
[[35mlola[0m][I] fired transitions : 194274698
[[35mlola[0m][I] time used : 666
[[35mlola[0m][I] memory pages used : 213
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-18-LTLCardinality-02
[[35mlola[0m][I] time limit : 1140 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-18-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CO4-PT-18-LTLCardinality-10
[[35mlola[0m][I] time limit : 2280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CO4-PT-18-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 57205
[[35mlola[0m][I] fired transitions : 105764
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1994 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1999 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2004 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2009 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2014 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2019 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2024 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2029 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2034 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2039 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2044 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2049 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2054 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2059 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2064 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2069 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2074 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2079 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2084 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2089 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2094 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2099 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2104 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2109 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2114 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2119 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2124 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2129 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2134 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2139 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2144 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2149 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2154 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2159 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2164 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2169 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2174 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2179 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2184 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2189 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2194 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2199 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2204 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2209 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2214 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2219 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2224 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2229 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2234 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2239 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2244 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2249 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2254 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2259 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2264 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2269 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2274 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2279 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2284 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2289 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2294 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2299 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2304 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2309 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2314 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2319 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2324 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2329 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2334 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2339 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2344 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2349 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2354 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2359 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-LTLCardinality-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-18"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-18, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400139"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-18.tgz
mv CO4-PT-18 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;