About the Execution of LoLA for CO4-PT-18
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.184 | 2356342.00 | 3420607.00 | 8480.10 | ???FT????????T?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400138.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-18, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400138
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 732K
-rw-r--r-- 1 mcc users 5.7K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 14K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 239K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-18-CTLFireability-2024-00
FORMULA_NAME CO4-PT-18-CTLFireability-2024-01
FORMULA_NAME CO4-PT-18-CTLFireability-2024-02
FORMULA_NAME CO4-PT-18-CTLFireability-2024-03
FORMULA_NAME CO4-PT-18-CTLFireability-2024-04
FORMULA_NAME CO4-PT-18-CTLFireability-2024-05
FORMULA_NAME CO4-PT-18-CTLFireability-2024-06
FORMULA_NAME CO4-PT-18-CTLFireability-2024-07
FORMULA_NAME CO4-PT-18-CTLFireability-2024-08
FORMULA_NAME CO4-PT-18-CTLFireability-2024-09
FORMULA_NAME CO4-PT-18-CTLFireability-2024-10
FORMULA_NAME CO4-PT-18-CTLFireability-2024-11
FORMULA_NAME CO4-PT-18-CTLFireability-2024-12
FORMULA_NAME CO4-PT-18-CTLFireability-2024-13
FORMULA_NAME CO4-PT-18-CTLFireability-2024-14
FORMULA_NAME CO4-PT-18-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717408038275
FORMULA CO4-PT-18-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-18-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-18-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717410394617
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 CO4-PT-18-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for CO4-PT-18-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 177 transitions removed,157 places removed
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 12 CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 12 CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 12 CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 12 CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type FNDP) for CO4-PT-18-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for CO4-PT-18-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type FNDP) for CO4-PT-18-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-18-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for CO4-PT-18-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 47 CO4-PT-18-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 47 CO4-PT-18-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for CO4-PT-18-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for CO4-PT-18-CTLFireability-2024-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for CO4-PT-18-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 4/276 4/2000 CO4-PT-18-CTLFireability-2024-01 781422 m, 156284 m/sec, 4395047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-18-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1220203
[[35mlola[0m][I] fired transitions : 6986007
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 CO4-PT-18-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 2/299 2/2000 CO4-PT-18-CTLFireability-2024-15 242432 m, 48486 m/sec, 706216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 7/299 4/2000 CO4-PT-18-CTLFireability-2024-15 762968 m, 104107 m/sec, 2231462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 12/299 6/2000 CO4-PT-18-CTLFireability-2024-15 1182297 m, 83865 m/sec, 3797883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 17/299 7/2000 CO4-PT-18-CTLFireability-2024-15 1527874 m, 69115 m/sec, 5393135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 22/299 9/2000 CO4-PT-18-CTLFireability-2024-15 1909012 m, 76227 m/sec, 6932561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 27/299 11/2000 CO4-PT-18-CTLFireability-2024-15 2383970 m, 94991 m/sec, 8471574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 32/299 13/2000 CO4-PT-18-CTLFireability-2024-15 2887709 m, 100747 m/sec, 10039846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 37/299 15/2000 CO4-PT-18-CTLFireability-2024-15 3369956 m, 96449 m/sec, 11551791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 42/299 16/2000 CO4-PT-18-CTLFireability-2024-15 3733857 m, 72780 m/sec, 13156731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 47/299 18/2000 CO4-PT-18-CTLFireability-2024-15 4071929 m, 67614 m/sec, 14664673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 52/299 20/2000 CO4-PT-18-CTLFireability-2024-15 4478953 m, 81404 m/sec, 16144120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 57/299 21/2000 CO4-PT-18-CTLFireability-2024-15 4906751 m, 85559 m/sec, 17625159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 62/299 23/2000 CO4-PT-18-CTLFireability-2024-15 5291506 m, 76951 m/sec, 19047156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 67/299 25/2000 CO4-PT-18-CTLFireability-2024-15 5651032 m, 71905 m/sec, 20415522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 72/299 26/2000 CO4-PT-18-CTLFireability-2024-15 5953032 m, 60400 m/sec, 21947435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 77/299 27/2000 CO4-PT-18-CTLFireability-2024-15 6210877 m, 51569 m/sec, 23421343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 82/299 28/2000 CO4-PT-18-CTLFireability-2024-15 6516103 m, 61045 m/sec, 24789246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 87/299 30/2000 CO4-PT-18-CTLFireability-2024-15 6864621 m, 69703 m/sec, 26237811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 92/299 32/2000 CO4-PT-18-CTLFireability-2024-15 7315534 m, 90182 m/sec, 27738818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 97/299 33/2000 CO4-PT-18-CTLFireability-2024-15 7649960 m, 66885 m/sec, 29301469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 102/299 35/2000 CO4-PT-18-CTLFireability-2024-15 8055256 m, 81059 m/sec, 30754938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 107/299 36/2000 CO4-PT-18-CTLFireability-2024-15 8374839 m, 63916 m/sec, 32283206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 112/299 38/2000 CO4-PT-18-CTLFireability-2024-15 8707770 m, 66586 m/sec, 33806394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 117/299 39/2000 CO4-PT-18-CTLFireability-2024-15 9089583 m, 76362 m/sec, 35262602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 122/299 41/2000 CO4-PT-18-CTLFireability-2024-15 9485940 m, 79271 m/sec, 36700900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 127/299 43/2000 CO4-PT-18-CTLFireability-2024-15 9857125 m, 74237 m/sec, 38080000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 132/299 44/2000 CO4-PT-18-CTLFireability-2024-15 10215356 m, 71646 m/sec, 39587705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 137/299 46/2000 CO4-PT-18-CTLFireability-2024-15 10606116 m, 78152 m/sec, 41066124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 142/299 47/2000 CO4-PT-18-CTLFireability-2024-15 10969465 m, 72669 m/sec, 42503071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 147/299 49/2000 CO4-PT-18-CTLFireability-2024-15 11270048 m, 60116 m/sec, 43887156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 152/299 50/2000 CO4-PT-18-CTLFireability-2024-15 11543475 m, 54685 m/sec, 45337750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 157/299 51/2000 CO4-PT-18-CTLFireability-2024-15 11823175 m, 55940 m/sec, 46858628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 162/299 52/2000 CO4-PT-18-CTLFireability-2024-15 12111274 m, 57619 m/sec, 48546985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 167/299 53/2000 CO4-PT-18-CTLFireability-2024-15 12351681 m, 48081 m/sec, 49947501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 172/299 54/2000 CO4-PT-18-CTLFireability-2024-15 12584844 m, 46632 m/sec, 51270386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 177/299 55/2000 CO4-PT-18-CTLFireability-2024-15 12869973 m, 57025 m/sec, 52868322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 182/299 57/2000 CO4-PT-18-CTLFireability-2024-15 13180400 m, 62085 m/sec, 54489455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 187/299 58/2000 CO4-PT-18-CTLFireability-2024-15 13431639 m, 50247 m/sec, 55986378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 192/299 59/2000 CO4-PT-18-CTLFireability-2024-15 13654469 m, 44566 m/sec, 57518636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 197/299 60/2000 CO4-PT-18-CTLFireability-2024-15 13893091 m, 47724 m/sec, 59067943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 202/299 61/2000 CO4-PT-18-CTLFireability-2024-15 14173950 m, 56171 m/sec, 60332149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 207/299 62/2000 CO4-PT-18-CTLFireability-2024-15 14514766 m, 68163 m/sec, 61792423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 212/299 64/2000 CO4-PT-18-CTLFireability-2024-15 14822840 m, 61614 m/sec, 63222922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 217/299 65/2000 CO4-PT-18-CTLFireability-2024-15 15119904 m, 59412 m/sec, 64654884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 222/299 66/2000 CO4-PT-18-CTLFireability-2024-15 15396306 m, 55280 m/sec, 66094581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 227/299 67/2000 CO4-PT-18-CTLFireability-2024-15 15717299 m, 64198 m/sec, 67492037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 232/299 69/2000 CO4-PT-18-CTLFireability-2024-15 16023522 m, 61244 m/sec, 68881290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 237/299 70/2000 CO4-PT-18-CTLFireability-2024-15 16333039 m, 61903 m/sec, 70324606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 242/299 71/2000 CO4-PT-18-CTLFireability-2024-15 16620116 m, 57415 m/sec, 71721781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 247/299 72/2000 CO4-PT-18-CTLFireability-2024-15 16914973 m, 58971 m/sec, 73127323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 252/299 74/2000 CO4-PT-18-CTLFireability-2024-15 17241124 m, 65230 m/sec, 74573731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 257/299 75/2000 CO4-PT-18-CTLFireability-2024-15 17512948 m, 54364 m/sec, 75964115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 262/299 76/2000 CO4-PT-18-CTLFireability-2024-15 17909566 m, 79323 m/sec, 77417810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 267/299 78/2000 CO4-PT-18-CTLFireability-2024-15 18366456 m, 91378 m/sec, 79173750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 272/299 80/2000 CO4-PT-18-CTLFireability-2024-15 18817656 m, 90240 m/sec, 80862585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 277/299 82/2000 CO4-PT-18-CTLFireability-2024-15 19196356 m, 75740 m/sec, 82608597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 282/299 83/2000 CO4-PT-18-CTLFireability-2024-15 19505960 m, 61920 m/sec, 84378900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 287/299 85/2000 CO4-PT-18-CTLFireability-2024-15 19863935 m, 71595 m/sec, 85995896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 292/299 86/2000 CO4-PT-18-CTLFireability-2024-15 20219897 m, 71192 m/sec, 87640607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 297/299 87/2000 CO4-PT-18-CTLFireability-2024-15 20566453 m, 69311 m/sec, 89226769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for CO4-PT-18-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 CO4-PT-18-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 CO4-PT-18-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 3286 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 5/298 3/2000 CO4-PT-18-CTLFireability-2024-14 527481 m, 105496 m/sec, 1594718 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 5/3286 3/5 CO4-PT-18-CTLFireability-2024-15 507422 m, -4011806 m/sec, 1550089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 10/298 5/2000 CO4-PT-18-CTLFireability-2024-14 1032772 m, 101058 m/sec, 3152522 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 10/273 5/5 CO4-PT-18-CTLFireability-2024-15 1012689 m, 101053 m/sec, 3076422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 70 (type EXCL) for CO4-PT-18-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 15/298 7/2000 CO4-PT-18-CTLFireability-2024-14 1426281 m, 78701 m/sec, 4872825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 20/298 8/2000 CO4-PT-18-CTLFireability-2024-14 1816450 m, 78033 m/sec, 6557486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 25/298 10/2000 CO4-PT-18-CTLFireability-2024-14 2268646 m, 90439 m/sec, 8182754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 30/298 13/2000 CO4-PT-18-CTLFireability-2024-14 2828103 m, 111891 m/sec, 9883633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 35/298 15/2000 CO4-PT-18-CTLFireability-2024-14 3356896 m, 105758 m/sec, 11502242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 40/298 16/2000 CO4-PT-18-CTLFireability-2024-14 3751692 m, 78959 m/sec, 13234118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 45/298 18/2000 CO4-PT-18-CTLFireability-2024-14 4140633 m, 77788 m/sec, 14911223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 50/298 20/2000 CO4-PT-18-CTLFireability-2024-14 4585118 m, 88897 m/sec, 16506915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 55/298 22/2000 CO4-PT-18-CTLFireability-2024-14 5051867 m, 93349 m/sec, 18110814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 60/298 24/2000 CO4-PT-18-CTLFireability-2024-14 5477332 m, 85093 m/sec, 19686543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 65/298 25/2000 CO4-PT-18-CTLFireability-2024-14 5828848 m, 70303 m/sec, 21303320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 70/298 27/2000 CO4-PT-18-CTLFireability-2024-14 6126532 m, 59536 m/sec, 22907033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 75/298 28/2000 CO4-PT-18-CTLFireability-2024-14 6455267 m, 65747 m/sec, 24502475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 80/298 29/2000 CO4-PT-18-CTLFireability-2024-14 6817603 m, 72467 m/sec, 26045785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 85/298 31/2000 CO4-PT-18-CTLFireability-2024-14 7278604 m, 92200 m/sec, 27588089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 90/298 33/2000 CO4-PT-18-CTLFireability-2024-14 7621111 m, 68501 m/sec, 29156955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 95/298 35/2000 CO4-PT-18-CTLFireability-2024-14 8030680 m, 81913 m/sec, 30673697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 100/298 36/2000 CO4-PT-18-CTLFireability-2024-14 8365030 m, 66870 m/sec, 32231677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 105/298 38/2000 CO4-PT-18-CTLFireability-2024-14 8701906 m, 67375 m/sec, 33782179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 110/298 39/2000 CO4-PT-18-CTLFireability-2024-14 9088711 m, 77361 m/sec, 35258753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 115/298 41/2000 CO4-PT-18-CTLFireability-2024-14 9494047 m, 81067 m/sec, 36728535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 120/298 43/2000 CO4-PT-18-CTLFireability-2024-14 9871414 m, 75473 m/sec, 38134133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 125/298 44/2000 CO4-PT-18-CTLFireability-2024-14 10235319 m, 72781 m/sec, 39683952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 130/298 46/2000 CO4-PT-18-CTLFireability-2024-14 10635089 m, 79954 m/sec, 41192541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 135/298 48/2000 CO4-PT-18-CTLFireability-2024-14 11002512 m, 73484 m/sec, 42643292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 140/298 49/2000 CO4-PT-18-CTLFireability-2024-14 11289169 m, 57331 m/sec, 43992486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 145/298 50/2000 CO4-PT-18-CTLFireability-2024-14 11581369 m, 58440 m/sec, 45534512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 150/298 51/2000 CO4-PT-18-CTLFireability-2024-14 11862411 m, 56208 m/sec, 47086957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 155/298 52/2000 CO4-PT-18-CTLFireability-2024-14 12157053 m, 58928 m/sec, 48817854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 160/298 53/2000 CO4-PT-18-CTLFireability-2024-14 12398710 m, 48331 m/sec, 50217740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 165/298 54/2000 CO4-PT-18-CTLFireability-2024-14 12646194 m, 49496 m/sec, 51642374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 170/298 56/2000 CO4-PT-18-CTLFireability-2024-14 12945315 m, 59824 m/sec, 53275519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 175/298 57/2000 CO4-PT-18-CTLFireability-2024-14 13256600 m, 62257 m/sec, 54872896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 180/298 58/2000 CO4-PT-18-CTLFireability-2024-14 13492092 m, 47098 m/sec, 56405900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 185/298 59/2000 CO4-PT-18-CTLFireability-2024-14 13747115 m, 51004 m/sec, 58054822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 190/298 60/2000 CO4-PT-18-CTLFireability-2024-14 13959455 m, 42468 m/sec, 59413102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 195/298 61/2000 CO4-PT-18-CTLFireability-2024-14 14296814 m, 67471 m/sec, 60810899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 200/298 63/2000 CO4-PT-18-CTLFireability-2024-14 14618005 m, 64238 m/sec, 62279711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 205/298 64/2000 CO4-PT-18-CTLFireability-2024-14 14924205 m, 61240 m/sec, 63703309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 210/298 65/2000 CO4-PT-18-CTLFireability-2024-14 15207111 m, 56581 m/sec, 65136027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 215/298 66/2000 CO4-PT-18-CTLFireability-2024-14 15489542 m, 56486 m/sec, 66576101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 220/298 68/2000 CO4-PT-18-CTLFireability-2024-14 15835755 m, 69242 m/sec, 67997974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 225/298 69/2000 CO4-PT-18-CTLFireability-2024-14 16156739 m, 64196 m/sec, 69517001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 230/298 71/2000 CO4-PT-18-CTLFireability-2024-14 16462994 m, 61251 m/sec, 70955482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 235/298 72/2000 CO4-PT-18-CTLFireability-2024-14 16742409 m, 55883 m/sec, 72396376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 240/298 73/2000 CO4-PT-18-CTLFireability-2024-14 17106013 m, 72720 m/sec, 73923578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 245/298 74/2000 CO4-PT-18-CTLFireability-2024-14 17394560 m, 57709 m/sec, 75368433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 250/298 75/2000 CO4-PT-18-CTLFireability-2024-14 17694151 m, 59918 m/sec, 76776513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for CO4-PT-18-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17751520
[[35mlola[0m][I] fired transitions : 76990197
[[35mlola[0m][I] time used : 251
[[35mlola[0m][I] memory pages used : 76
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-18-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CO4-PT-18-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CO4-PT-18-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 337 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CO4-PT-18-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CO4-PT-18-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 379 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 4/379 3/2000 CO4-PT-18-CTLFireability-2024-10 479374 m, 95874 m/sec, 1442518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 9/379 5/2000 CO4-PT-18-CTLFireability-2024-10 984354 m, 100996 m/sec, 3096113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 14/379 6/2000 CO4-PT-18-CTLFireability-2024-10 1370124 m, 77154 m/sec, 4817130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 19/379 8/2000 CO4-PT-18-CTLFireability-2024-10 1770817 m, 80138 m/sec, 6446196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 24/379 10/2000 CO4-PT-18-CTLFireability-2024-10 2222357 m, 90308 m/sec, 8047595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 29/379 12/2000 CO4-PT-18-CTLFireability-2024-10 2781366 m, 111801 m/sec, 9701581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 34/379 15/2000 CO4-PT-18-CTLFireability-2024-10 3285073 m, 100741 m/sec, 11342756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 39/379 16/2000 CO4-PT-18-CTLFireability-2024-10 3665452 m, 76075 m/sec, 13022686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 44/379 18/2000 CO4-PT-18-CTLFireability-2024-10 4059994 m, 78908 m/sec, 14672356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 49/379 20/2000 CO4-PT-18-CTLFireability-2024-10 4509237 m, 89848 m/sec, 16268204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 54/379 22/2000 CO4-PT-18-CTLFireability-2024-10 4975715 m, 93295 m/sec, 17863845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 59/379 23/2000 CO4-PT-18-CTLFireability-2024-10 5395708 m, 83998 m/sec, 19404155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 64/379 25/2000 CO4-PT-18-CTLFireability-2024-10 5755818 m, 72022 m/sec, 20999028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 69/379 26/2000 CO4-PT-18-CTLFireability-2024-10 6061723 m, 61181 m/sec, 22596689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 74/379 27/2000 CO4-PT-18-CTLFireability-2024-10 6357336 m, 59122 m/sec, 24164553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 79/379 29/2000 CO4-PT-18-CTLFireability-2024-10 6748895 m, 78311 m/sec, 25708754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 84/379 31/2000 CO4-PT-18-CTLFireability-2024-10 7181516 m, 86524 m/sec, 27245296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 89/379 33/2000 CO4-PT-18-CTLFireability-2024-10 7551729 m, 74042 m/sec, 28801486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 94/379 34/2000 CO4-PT-18-CTLFireability-2024-10 7923623 m, 74378 m/sec, 30337723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 99/379 36/2000 CO4-PT-18-CTLFireability-2024-10 8332425 m, 81760 m/sec, 31700947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 104/379 37/2000 CO4-PT-18-CTLFireability-2024-10 8640308 m, 61576 m/sec, 33271547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 109/379 39/2000 CO4-PT-18-CTLFireability-2024-10 9004544 m, 72847 m/sec, 34798061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 114/379 41/2000 CO4-PT-18-CTLFireability-2024-10 9404399 m, 79971 m/sec, 36231187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 119/379 43/2000 CO4-PT-18-CTLFireability-2024-10 9820411 m, 83202 m/sec, 37717361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 124/379 44/2000 CO4-PT-18-CTLFireability-2024-10 10184351 m, 72788 m/sec, 39148985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 129/379 45/2000 CO4-PT-18-CTLFireability-2024-10 10484743 m, 60078 m/sec, 40540070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 134/379 47/2000 CO4-PT-18-CTLFireability-2024-10 10768382 m, 56727 m/sec, 41938500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 139/379 48/2000 CO4-PT-18-CTLFireability-2024-10 11059613 m, 58246 m/sec, 43510957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 144/379 49/2000 CO4-PT-18-CTLFireability-2024-10 11370952 m, 62267 m/sec, 45246285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 149/379 50/2000 CO4-PT-18-CTLFireability-2024-10 11656494 m, 57108 m/sec, 46850710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 154/379 52/2000 CO4-PT-18-CTLFireability-2024-10 11937741 m, 56249 m/sec, 48434365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 159/379 53/2000 CO4-PT-18-CTLFireability-2024-10 12175817 m, 47615 m/sec, 49794320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 164/379 54/2000 CO4-PT-18-CTLFireability-2024-10 12484027 m, 61642 m/sec, 51416911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 169/379 55/2000 CO4-PT-18-CTLFireability-2024-10 12722111 m, 47616 m/sec, 52849200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 174/379 56/2000 CO4-PT-18-CTLFireability-2024-10 12954583 m, 46494 m/sec, 54358359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 179/379 57/2000 CO4-PT-18-CTLFireability-2024-10 13173209 m, 43725 m/sec, 55729211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 184/379 58/2000 CO4-PT-18-CTLFireability-2024-10 13436756 m, 52709 m/sec, 56942412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 189/379 59/2000 CO4-PT-18-CTLFireability-2024-10 13770411 m, 66731 m/sec, 58233159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 194/379 61/2000 CO4-PT-18-CTLFireability-2024-10 14085853 m, 63088 m/sec, 59585825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 199/379 62/2000 CO4-PT-18-CTLFireability-2024-10 14356573 m, 54144 m/sec, 60971516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 204/379 63/2000 CO4-PT-18-CTLFireability-2024-10 14627658 m, 54217 m/sec, 62311470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 209/379 64/2000 CO4-PT-18-CTLFireability-2024-10 14912235 m, 56915 m/sec, 63626290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 214/379 65/2000 CO4-PT-18-CTLFireability-2024-10 15193317 m, 56216 m/sec, 64939440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 219/379 67/2000 CO4-PT-18-CTLFireability-2024-10 15568018 m, 74940 m/sec, 66270735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 224/379 68/2000 CO4-PT-18-CTLFireability-2024-10 15891541 m, 64704 m/sec, 67576399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 229/379 69/2000 CO4-PT-18-CTLFireability-2024-10 16162452 m, 54182 m/sec, 68944867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 234/379 70/2000 CO4-PT-18-CTLFireability-2024-10 16435785 m, 54666 m/sec, 70336596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 239/379 71/2000 CO4-PT-18-CTLFireability-2024-10 16687463 m, 50335 m/sec, 71602728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 244/379 73/2000 CO4-PT-18-CTLFireability-2024-10 17034793 m, 69466 m/sec, 73043455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 249/379 74/2000 CO4-PT-18-CTLFireability-2024-10 17304780 m, 53997 m/sec, 74371711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 254/379 75/2000 CO4-PT-18-CTLFireability-2024-10 17608635 m, 60771 m/sec, 75672200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 259/379 77/2000 CO4-PT-18-CTLFireability-2024-10 18015764 m, 81425 m/sec, 77114205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 264/379 78/2000 CO4-PT-18-CTLFireability-2024-10 18409155 m, 78678 m/sec, 78557075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 269/379 80/2000 CO4-PT-18-CTLFireability-2024-10 18743695 m, 66908 m/sec, 80026190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 274/379 81/2000 CO4-PT-18-CTLFireability-2024-10 19036048 m, 58470 m/sec, 81552574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 279/379 82/2000 CO4-PT-18-CTLFireability-2024-10 19292966 m, 51383 m/sec, 83014895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 284/379 84/2000 CO4-PT-18-CTLFireability-2024-10 19609656 m, 63338 m/sec, 84386798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 289/379 85/2000 CO4-PT-18-CTLFireability-2024-10 19927204 m, 63509 m/sec, 85761648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 294/379 86/2000 CO4-PT-18-CTLFireability-2024-10 20250383 m, 64635 m/sec, 87178848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 299/379 87/2000 CO4-PT-18-CTLFireability-2024-10 20548417 m, 59606 m/sec, 88480686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 304/379 88/2000 CO4-PT-18-CTLFireability-2024-10 20841063 m, 58529 m/sec, 89897873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 309/379 90/2000 CO4-PT-18-CTLFireability-2024-10 21123736 m, 56534 m/sec, 91260397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 314/379 91/2000 CO4-PT-18-CTLFireability-2024-10 21381245 m, 51501 m/sec, 92581480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 319/379 93/2000 CO4-PT-18-CTLFireability-2024-10 21878471 m, 99445 m/sec, 94254142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 324/379 95/2000 CO4-PT-18-CTLFireability-2024-10 22337831 m, 91872 m/sec, 96009021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 329/379 96/2000 CO4-PT-18-CTLFireability-2024-10 22758437 m, 84121 m/sec, 97731205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 334/379 98/2000 CO4-PT-18-CTLFireability-2024-10 23111108 m, 70534 m/sec, 99477465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 339/379 99/2000 CO4-PT-18-CTLFireability-2024-10 23432140 m, 64206 m/sec, 101214390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 344/379 101/2000 CO4-PT-18-CTLFireability-2024-10 23787591 m, 71090 m/sec, 102877555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 349/379 102/2000 CO4-PT-18-CTLFireability-2024-10 24137865 m, 70054 m/sec, 104520508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 354/379 104/2000 CO4-PT-18-CTLFireability-2024-10 24492411 m, 70909 m/sec, 106135507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 359/379 107/2000 CO4-PT-18-CTLFireability-2024-10 25091478 m, 119813 m/sec, 107567840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 364/379 109/2000 CO4-PT-18-CTLFireability-2024-10 25523962 m, 86496 m/sec, 108978210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 369/379 111/2000 CO4-PT-18-CTLFireability-2024-10 25986920 m, 92591 m/sec, 110328317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 374/379 113/2000 CO4-PT-18-CTLFireability-2024-10 26497049 m, 102025 m/sec, 111760077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 379/379 116/2000 CO4-PT-18-CTLFireability-2024-10 27043134 m, 109217 m/sec, 113145290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for CO4-PT-18-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 CO4-PT-18-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 378 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CO4-PT-18-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2651 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for CO4-PT-18-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 23656
[[35mlola[0m][I] fired transitions : 74084
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 5/378 3/5 CO4-PT-18-CTLFireability-2024-10 514349 m, -5305757 m/sec, 1566805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 CTL EXCL 10/378 5/5 CO4-PT-18-CTLFireability-2024-10 983028 m, 93735 m/sec, 3088557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for CO4-PT-18-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CO4-PT-18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/439 2/2000 CO4-PT-18-CTLFireability-2024-08 334432 m, 66886 m/sec, 1564273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/439 3/2000 CO4-PT-18-CTLFireability-2024-08 607852 m, 54684 m/sec, 3127226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/439 4/2000 CO4-PT-18-CTLFireability-2024-08 877357 m, 53901 m/sec, 4642298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/439 6/2000 CO4-PT-18-CTLFireability-2024-08 1175961 m, 59720 m/sec, 6176474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 25/439 7/2000 CO4-PT-18-CTLFireability-2024-08 1451129 m, 55033 m/sec, 7656703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 30/439 8/2000 CO4-PT-18-CTLFireability-2024-08 1685906 m, 46955 m/sec, 9240630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 35/439 9/2000 CO4-PT-18-CTLFireability-2024-08 1896731 m, 42165 m/sec, 10722358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 40/439 10/2000 CO4-PT-18-CTLFireability-2024-08 2146179 m, 49889 m/sec, 12343318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 45/439 11/2000 CO4-PT-18-CTLFireability-2024-08 2353527 m, 41469 m/sec, 13770386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 50/439 12/2000 CO4-PT-18-CTLFireability-2024-08 2598533 m, 49001 m/sec, 15417709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 55/439 13/2000 CO4-PT-18-CTLFireability-2024-08 2824615 m, 45216 m/sec, 16942535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 60/439 13/2000 CO4-PT-18-CTLFireability-2024-08 3058751 m, 46827 m/sec, 18544429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 65/439 14/2000 CO4-PT-18-CTLFireability-2024-08 3304198 m, 49089 m/sec, 20187651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 70/439 15/2000 CO4-PT-18-CTLFireability-2024-08 3525000 m, 44160 m/sec, 21715712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 75/439 17/2000 CO4-PT-18-CTLFireability-2024-08 3815627 m, 58125 m/sec, 23264129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 80/439 18/2000 CO4-PT-18-CTLFireability-2024-08 4067495 m, 50373 m/sec, 24859732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 85/439 19/2000 CO4-PT-18-CTLFireability-2024-08 4286330 m, 43767 m/sec, 26328047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 90/439 20/2000 CO4-PT-18-CTLFireability-2024-08 4521238 m, 46981 m/sec, 27874563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 95/439 21/2000 CO4-PT-18-CTLFireability-2024-08 4772551 m, 50262 m/sec, 29418703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 100/439 22/2000 CO4-PT-18-CTLFireability-2024-08 5004382 m, 46366 m/sec, 30822463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 105/439 23/2000 CO4-PT-18-CTLFireability-2024-08 5222492 m, 43622 m/sec, 32465913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 110/439 23/2000 CO4-PT-18-CTLFireability-2024-08 5407217 m, 36945 m/sec, 33921693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 115/439 24/2000 CO4-PT-18-CTLFireability-2024-08 5609561 m, 40468 m/sec, 35485045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 120/439 25/2000 CO4-PT-18-CTLFireability-2024-08 5814459 m, 40979 m/sec, 37061323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 125/439 26/2000 CO4-PT-18-CTLFireability-2024-08 5989279 m, 34964 m/sec, 38449743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 130/439 27/2000 CO4-PT-18-CTLFireability-2024-08 6199987 m, 42141 m/sec, 40064649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 135/439 27/2000 CO4-PT-18-CTLFireability-2024-08 6400233 m, 40049 m/sec, 41621905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 140/439 28/2000 CO4-PT-18-CTLFireability-2024-08 6584146 m, 36782 m/sec, 43124915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 145/439 29/2000 CO4-PT-18-CTLFireability-2024-08 6795063 m, 42183 m/sec, 44694959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 150/439 30/2000 CO4-PT-18-CTLFireability-2024-08 6989250 m, 38837 m/sec, 46187072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 155/439 31/2000 CO4-PT-18-CTLFireability-2024-08 7189582 m, 40066 m/sec, 47717694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 160/439 32/2000 CO4-PT-18-CTLFireability-2024-08 7503572 m, 62798 m/sec, 49273800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 165/439 33/2000 CO4-PT-18-CTLFireability-2024-08 7803162 m, 59918 m/sec, 50917315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 170/439 34/2000 CO4-PT-18-CTLFireability-2024-08 8061139 m, 51595 m/sec, 52427289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 175/439 36/2000 CO4-PT-18-CTLFireability-2024-08 8370488 m, 61869 m/sec, 53991834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 180/439 37/2000 CO4-PT-18-CTLFireability-2024-08 8661694 m, 58241 m/sec, 55506495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 185/439 38/2000 CO4-PT-18-CTLFireability-2024-08 8907615 m, 49184 m/sec, 57147491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 190/439 39/2000 CO4-PT-18-CTLFireability-2024-08 9120213 m, 42519 m/sec, 58663683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 195/439 40/2000 CO4-PT-18-CTLFireability-2024-08 9367757 m, 49508 m/sec, 60258518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 200/439 41/2000 CO4-PT-18-CTLFireability-2024-08 9580050 m, 42458 m/sec, 61694507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 205/439 42/2000 CO4-PT-18-CTLFireability-2024-08 9816181 m, 47226 m/sec, 63299158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 210/439 43/2000 CO4-PT-18-CTLFireability-2024-08 10047476 m, 46259 m/sec, 64861727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 215/439 44/2000 CO4-PT-18-CTLFireability-2024-08 10267033 m, 43911 m/sec, 66387728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 220/439 45/2000 CO4-PT-18-CTLFireability-2024-08 10518013 m, 50196 m/sec, 68039586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 225/439 45/2000 CO4-PT-18-CTLFireability-2024-08 10730217 m, 42440 m/sec, 69534977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 230/439 47/2000 CO4-PT-18-CTLFireability-2024-08 11032242 m, 60405 m/sec, 71133880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 235/439 48/2000 CO4-PT-18-CTLFireability-2024-08 11303580 m, 54267 m/sec, 72628021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 240/439 49/2000 CO4-PT-18-CTLFireability-2024-08 11555347 m, 50353 m/sec, 74111007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 245/439 50/2000 CO4-PT-18-CTLFireability-2024-08 11782587 m, 45448 m/sec, 75586587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 250/439 51/2000 CO4-PT-18-CTLFireability-2024-08 12002263 m, 43935 m/sec, 76905280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 255/439 52/2000 CO4-PT-18-CTLFireability-2024-08 12260333 m, 51614 m/sec, 78562004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 260/439 53/2000 CO4-PT-18-CTLFireability-2024-08 12490356 m, 46004 m/sec, 80193114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 265/439 54/2000 CO4-PT-18-CTLFireability-2024-08 12724115 m, 46751 m/sec, 81765208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 270/439 55/2000 CO4-PT-18-CTLFireability-2024-08 12927969 m, 40770 m/sec, 83224081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 275/439 56/2000 CO4-PT-18-CTLFireability-2024-08 13149120 m, 44230 m/sec, 84717833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 280/439 57/2000 CO4-PT-18-CTLFireability-2024-08 13332614 m, 36698 m/sec, 86029625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 285/439 57/2000 CO4-PT-18-CTLFireability-2024-08 13506900 m, 34857 m/sec, 87262592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 290/439 58/2000 CO4-PT-18-CTLFireability-2024-08 13699947 m, 38609 m/sec, 88717406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 295/439 59/2000 CO4-PT-18-CTLFireability-2024-08 13906747 m, 41360 m/sec, 90307279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 300/439 60/2000 CO4-PT-18-CTLFireability-2024-08 14132887 m, 45228 m/sec, 91578036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 305/439 61/2000 CO4-PT-18-CTLFireability-2024-08 14375061 m, 48434 m/sec, 93107980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 310/439 62/2000 CO4-PT-18-CTLFireability-2024-08 14605022 m, 45992 m/sec, 94563016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 315/439 63/2000 CO4-PT-18-CTLFireability-2024-08 14835074 m, 46010 m/sec, 96026371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 320/439 64/2000 CO4-PT-18-CTLFireability-2024-08 15063638 m, 45712 m/sec, 97464286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 325/439 65/2000 CO4-PT-18-CTLFireability-2024-08 15297339 m, 46740 m/sec, 98958940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 330/439 66/2000 CO4-PT-18-CTLFireability-2024-08 15526095 m, 45751 m/sec, 100405181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 335/439 67/2000 CO4-PT-18-CTLFireability-2024-08 15749899 m, 44760 m/sec, 101833880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 340/439 68/2000 CO4-PT-18-CTLFireability-2024-08 15963697 m, 42759 m/sec, 103193448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 345/439 69/2000 CO4-PT-18-CTLFireability-2024-08 16150848 m, 37430 m/sec, 104334455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 350/439 70/2000 CO4-PT-18-CTLFireability-2024-08 16339792 m, 37788 m/sec, 105623261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 355/439 71/2000 CO4-PT-18-CTLFireability-2024-08 16561602 m, 44362 m/sec, 107263509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 360/439 71/2000 CO4-PT-18-CTLFireability-2024-08 16764954 m, 40670 m/sec, 108916012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 365/439 72/2000 CO4-PT-18-CTLFireability-2024-08 16963213 m, 39651 m/sec, 110449297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 370/439 73/2000 CO4-PT-18-CTLFireability-2024-08 17144285 m, 36214 m/sec, 111955245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 375/439 74/2000 CO4-PT-18-CTLFireability-2024-08 17343882 m, 39919 m/sec, 113494128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 380/439 75/2000 CO4-PT-18-CTLFireability-2024-08 17522284 m, 35680 m/sec, 114911027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 385/439 75/2000 CO4-PT-18-CTLFireability-2024-08 17680574 m, 31658 m/sec, 116192115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 390/439 76/2000 CO4-PT-18-CTLFireability-2024-08 17841265 m, 32138 m/sec, 117516335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 395/439 77/2000 CO4-PT-18-CTLFireability-2024-08 18007496 m, 33246 m/sec, 118949292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 400/439 77/2000 CO4-PT-18-CTLFireability-2024-08 18191324 m, 36765 m/sec, 120559288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 405/439 78/2000 CO4-PT-18-CTLFireability-2024-08 18349907 m, 31716 m/sec, 121714148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 410/439 79/2000 CO4-PT-18-CTLFireability-2024-08 18561096 m, 42237 m/sec, 123278402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 415/439 80/2000 CO4-PT-18-CTLFireability-2024-08 18776190 m, 43018 m/sec, 124945364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 420/439 81/2000 CO4-PT-18-CTLFireability-2024-08 18986490 m, 42060 m/sec, 126608067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 425/439 81/2000 CO4-PT-18-CTLFireability-2024-08 19172240 m, 37150 m/sec, 128092355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 430/439 82/2000 CO4-PT-18-CTLFireability-2024-08 19363801 m, 38312 m/sec, 129631823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 435/439 83/2000 CO4-PT-18-CTLFireability-2024-08 19567234 m, 40686 m/sec, 131183296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for CO4-PT-18-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CO4-PT-18-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CO4-PT-18-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2196 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/439 2/2000 CO4-PT-18-CTLFireability-2024-07 436570 m, 87314 m/sec, 1711258 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 5/2196 2/5 CO4-PT-18-CTLFireability-2024-08 342459 m, -3844955 m/sec, 1607680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/439 4/2000 CO4-PT-18-CTLFireability-2024-07 766394 m, 65964 m/sec, 3346401 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 10/366 3/5 CO4-PT-18-CTLFireability-2024-08 621086 m, 55725 m/sec, 3204225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/439 6/2000 CO4-PT-18-CTLFireability-2024-07 1170216 m, 80764 m/sec, 4980467 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 15/366 4/5 CO4-PT-18-CTLFireability-2024-08 899851 m, 55753 m/sec, 4765061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for CO4-PT-18-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 20/439 7/2000 CO4-PT-18-CTLFireability-2024-07 1525308 m, 71018 m/sec, 6628604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 25/439 8/2000 CO4-PT-18-CTLFireability-2024-07 1808250 m, 56588 m/sec, 8298264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 30/439 10/2000 CO4-PT-18-CTLFireability-2024-07 2124646 m, 63279 m/sec, 10083246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 35/439 11/2000 CO4-PT-18-CTLFireability-2024-07 2385110 m, 52092 m/sec, 11638061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 40/439 12/2000 CO4-PT-18-CTLFireability-2024-07 2688594 m, 60696 m/sec, 13335745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 45/439 13/2000 CO4-PT-18-CTLFireability-2024-07 2962577 m, 54796 m/sec, 14986496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 50/439 14/2000 CO4-PT-18-CTLFireability-2024-07 3285653 m, 64615 m/sec, 16776318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 55/439 16/2000 CO4-PT-18-CTLFireability-2024-07 3585623 m, 59994 m/sec, 18441693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 60/439 17/2000 CO4-PT-18-CTLFireability-2024-07 3953771 m, 73629 m/sec, 20146172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 65/439 18/2000 CO4-PT-18-CTLFireability-2024-07 4251797 m, 59605 m/sec, 21847066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 70/439 20/2000 CO4-PT-18-CTLFireability-2024-07 4542366 m, 58113 m/sec, 23469490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 75/439 21/2000 CO4-PT-18-CTLFireability-2024-07 4846736 m, 60874 m/sec, 25016875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 80/439 22/2000 CO4-PT-18-CTLFireability-2024-07 5113913 m, 53435 m/sec, 26513893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 85/439 23/2000 CO4-PT-18-CTLFireability-2024-07 5351094 m, 47436 m/sec, 28118540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 90/439 24/2000 CO4-PT-18-CTLFireability-2024-07 5572287 m, 44238 m/sec, 29640961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 95/439 25/2000 CO4-PT-18-CTLFireability-2024-07 5823463 m, 50235 m/sec, 31308593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 100/439 26/2000 CO4-PT-18-CTLFireability-2024-07 6045356 m, 44378 m/sec, 32883980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 105/439 27/2000 CO4-PT-18-CTLFireability-2024-07 6304272 m, 51783 m/sec, 34565754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 110/439 28/2000 CO4-PT-18-CTLFireability-2024-07 6513748 m, 41895 m/sec, 36014425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 115/439 29/2000 CO4-PT-18-CTLFireability-2024-07 6750295 m, 47309 m/sec, 37587846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 120/439 30/2000 CO4-PT-18-CTLFireability-2024-07 6985001 m, 46941 m/sec, 39170483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 125/439 31/2000 CO4-PT-18-CTLFireability-2024-07 7230019 m, 49003 m/sec, 40745446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 130/439 33/2000 CO4-PT-18-CTLFireability-2024-07 7652231 m, 84442 m/sec, 42394033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 135/439 34/2000 CO4-PT-18-CTLFireability-2024-07 7975794 m, 64712 m/sec, 43976099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 140/439 36/2000 CO4-PT-18-CTLFireability-2024-07 8369400 m, 78721 m/sec, 45616905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 145/439 37/2000 CO4-PT-18-CTLFireability-2024-07 8725052 m, 71130 m/sec, 47190178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 150/439 38/2000 CO4-PT-18-CTLFireability-2024-07 9003557 m, 55701 m/sec, 48791035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 155/439 40/2000 CO4-PT-18-CTLFireability-2024-07 9288206 m, 56929 m/sec, 50431865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 160/439 41/2000 CO4-PT-18-CTLFireability-2024-07 9556925 m, 53743 m/sec, 51969096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 165/439 42/2000 CO4-PT-18-CTLFireability-2024-07 9839555 m, 56526 m/sec, 53612425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 170/439 43/2000 CO4-PT-18-CTLFireability-2024-07 10107684 m, 53625 m/sec, 55169574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 175/439 44/2000 CO4-PT-18-CTLFireability-2024-07 10399164 m, 58296 m/sec, 56842741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 180/439 45/2000 CO4-PT-18-CTLFireability-2024-07 10670367 m, 54240 m/sec, 58406504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 185/439 47/2000 CO4-PT-18-CTLFireability-2024-07 11018440 m, 69614 m/sec, 60046286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 190/439 48/2000 CO4-PT-18-CTLFireability-2024-07 11363851 m, 69082 m/sec, 61584792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 195/439 50/2000 CO4-PT-18-CTLFireability-2024-07 11654486 m, 58127 m/sec, 63093077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 200/439 51/2000 CO4-PT-18-CTLFireability-2024-07 11925602 m, 54223 m/sec, 64490154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 205/439 52/2000 CO4-PT-18-CTLFireability-2024-07 12229834 m, 60846 m/sec, 66119641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 210/439 53/2000 CO4-PT-18-CTLFireability-2024-07 12507627 m, 55558 m/sec, 67803398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 215/439 54/2000 CO4-PT-18-CTLFireability-2024-07 12786653 m, 55805 m/sec, 69424199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 220/439 55/2000 CO4-PT-18-CTLFireability-2024-07 13039682 m, 50605 m/sec, 70947470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 225/439 56/2000 CO4-PT-18-CTLFireability-2024-07 13277735 m, 47610 m/sec, 72369969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 230/439 57/2000 CO4-PT-18-CTLFireability-2024-07 13490059 m, 42464 m/sec, 73636826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 235/439 58/2000 CO4-PT-18-CTLFireability-2024-07 13715382 m, 45064 m/sec, 75118655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 240/439 59/2000 CO4-PT-18-CTLFireability-2024-07 13964392 m, 49802 m/sec, 76657896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 245/439 61/2000 CO4-PT-18-CTLFireability-2024-07 14258721 m, 58865 m/sec, 78098368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 250/439 62/2000 CO4-PT-18-CTLFireability-2024-07 14533077 m, 54871 m/sec, 79604143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 255/439 63/2000 CO4-PT-18-CTLFireability-2024-07 14820831 m, 57550 m/sec, 81114540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 260/439 64/2000 CO4-PT-18-CTLFireability-2024-07 15099670 m, 55767 m/sec, 82591609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 265/439 66/2000 CO4-PT-18-CTLFireability-2024-07 15370195 m, 54105 m/sec, 84078962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 270/439 67/2000 CO4-PT-18-CTLFireability-2024-07 15655170 m, 56995 m/sec, 85576913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 275/439 68/2000 CO4-PT-18-CTLFireability-2024-07 15917550 m, 52476 m/sec, 86995692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 280/439 69/2000 CO4-PT-18-CTLFireability-2024-07 16137738 m, 44037 m/sec, 88114333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 285/439 70/2000 CO4-PT-18-CTLFireability-2024-07 16362233 m, 44899 m/sec, 89426848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 290/439 71/2000 CO4-PT-18-CTLFireability-2024-07 16615135 m, 50580 m/sec, 91073600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 295/439 72/2000 CO4-PT-18-CTLFireability-2024-07 16861393 m, 49251 m/sec, 92794424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 300/439 73/2000 CO4-PT-18-CTLFireability-2024-07 17075536 m, 42828 m/sec, 94315971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 305/439 74/2000 CO4-PT-18-CTLFireability-2024-07 17304851 m, 45863 m/sec, 95889374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 310/439 75/2000 CO4-PT-18-CTLFireability-2024-07 17518818 m, 42793 m/sec, 97365025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 315/439 75/2000 CO4-PT-18-CTLFireability-2024-07 17701377 m, 36511 m/sec, 98656909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 320/439 76/2000 CO4-PT-18-CTLFireability-2024-07 17890496 m, 37823 m/sec, 100045972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 325/439 77/2000 CO4-PT-18-CTLFireability-2024-07 18096855 m, 41271 m/sec, 101635737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 330/439 78/2000 CO4-PT-18-CTLFireability-2024-07 18291063 m, 38841 m/sec, 102984325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 335/439 79/2000 CO4-PT-18-CTLFireability-2024-07 18514028 m, 44593 m/sec, 104431688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 340/439 80/2000 CO4-PT-18-CTLFireability-2024-07 18761500 m, 49494 m/sec, 106063948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 345/439 81/2000 CO4-PT-18-CTLFireability-2024-07 19001256 m, 47951 m/sec, 107710559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 350/439 82/2000 CO4-PT-18-CTLFireability-2024-07 19203177 m, 40384 m/sec, 109151631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 355/439 83/2000 CO4-PT-18-CTLFireability-2024-07 19417964 m, 42957 m/sec, 110623744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 360/439 83/2000 CO4-PT-18-CTLFireability-2024-07 19638431 m, 44093 m/sec, 112125055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 365/439 84/2000 CO4-PT-18-CTLFireability-2024-07 19822603 m, 36834 m/sec, 113429211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 370/439 85/2000 CO4-PT-18-CTLFireability-2024-07 20002504 m, 35980 m/sec, 114712320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 375/439 86/2000 CO4-PT-18-CTLFireability-2024-07 20189359 m, 37371 m/sec, 116127615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 380/439 87/2000 CO4-PT-18-CTLFireability-2024-07 20395849 m, 41298 m/sec, 117680008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 385/439 87/2000 CO4-PT-18-CTLFireability-2024-07 20595407 m, 39911 m/sec, 119004076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 390/439 88/2000 CO4-PT-18-CTLFireability-2024-07 20838416 m, 48601 m/sec, 120581176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 395/439 89/2000 CO4-PT-18-CTLFireability-2024-07 21076857 m, 47688 m/sec, 122262966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 400/439 90/2000 CO4-PT-18-CTLFireability-2024-07 21289070 m, 42442 m/sec, 123744799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 405/439 91/2000 CO4-PT-18-CTLFireability-2024-07 21504138 m, 43013 m/sec, 125238885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 410/439 92/2000 CO4-PT-18-CTLFireability-2024-07 21724601 m, 44092 m/sec, 126744233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 415/439 93/2000 CO4-PT-18-CTLFireability-2024-07 21907885 m, 36656 m/sec, 128050784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 420/439 94/2000 CO4-PT-18-CTLFireability-2024-07 22090339 m, 36490 m/sec, 129357048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 425/439 95/2000 CO4-PT-18-CTLFireability-2024-07 22278675 m, 37667 m/sec, 130787294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 430/439 95/2000 CO4-PT-18-CTLFireability-2024-07 22487961 m, 41857 m/sec, 132353451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 435/439 96/2000 CO4-PT-18-CTLFireability-2024-07 22670270 m, 36461 m/sec, 133549656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for CO4-PT-18-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 CO4-PT-18-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CO4-PT-18-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 1756 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for CO4-PT-18-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/439 2/5 CO4-PT-18-CTLFireability-2024-07 426287 m, -4448796 m/sec, 1658171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/439 4/5 CO4-PT-18-CTLFireability-2024-07 744855 m, 63713 m/sec, 3227852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/439 5/5 CO4-PT-18-CTLFireability-2024-07 1131748 m, 77378 m/sec, 4817761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for CO4-PT-18-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-18-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 578 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-18-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 277678
[[35mlola[0m][I] fired transitions : 1080512
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-18-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 866 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-18-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 138
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 CO4-PT-18-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 1732 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 1/1732 2/2000 CO4-PT-18-CTLFireability-2024-05 263335 m, 52667 m/sec, 1787704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 6/1732 5/2000 CO4-PT-18-CTLFireability-2024-05 1106339 m, 168600 m/sec, 6666753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 11/1732 8/2000 CO4-PT-18-CTLFireability-2024-05 1719642 m, 122660 m/sec, 11081133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 16/1732 10/2000 CO4-PT-18-CTLFireability-2024-05 2356500 m, 127371 m/sec, 15422905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 21/1732 13/2000 CO4-PT-18-CTLFireability-2024-05 2947390 m, 118178 m/sec, 19889715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 26/1732 15/2000 CO4-PT-18-CTLFireability-2024-05 3525174 m, 115556 m/sec, 23769887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 31/1732 18/2000 CO4-PT-18-CTLFireability-2024-05 4090508 m, 113066 m/sec, 27322780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 36/1732 20/2000 CO4-PT-18-CTLFireability-2024-05 4625220 m, 106942 m/sec, 31025325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 41/1732 22/2000 CO4-PT-18-CTLFireability-2024-05 5237719 m, 122499 m/sec, 35406792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 46/1732 25/2000 CO4-PT-18-CTLFireability-2024-05 5844913 m, 121438 m/sec, 39964500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 51/1732 27/2000 CO4-PT-18-CTLFireability-2024-05 6414527 m, 113922 m/sec, 44402072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 56/1732 29/2000 CO4-PT-18-CTLFireability-2024-05 6943629 m, 105820 m/sec, 48514528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 61/1732 31/2000 CO4-PT-18-CTLFireability-2024-05 7336696 m, 78613 m/sec, 52153274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 66/1732 33/2000 CO4-PT-18-CTLFireability-2024-05 7755507 m, 83762 m/sec, 56360227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 71/1732 35/2000 CO4-PT-18-CTLFireability-2024-05 8278727 m, 104644 m/sec, 60913057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 76/1732 37/2000 CO4-PT-18-CTLFireability-2024-05 8903434 m, 124941 m/sec, 64863258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 81/1732 40/2000 CO4-PT-18-CTLFireability-2024-05 9487905 m, 116894 m/sec, 69053535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1949 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 86/1732 42/2000 CO4-PT-18-CTLFireability-2024-05 9997189 m, 101856 m/sec, 72823817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1954 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 91/1732 44/2000 CO4-PT-18-CTLFireability-2024-05 10485666 m, 97695 m/sec, 76768179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1959 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 96/1732 46/2000 CO4-PT-18-CTLFireability-2024-05 11050317 m, 112930 m/sec, 80435480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1964 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 101/1732 49/2000 CO4-PT-18-CTLFireability-2024-05 11634954 m, 116927 m/sec, 84677757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1969 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 106/1732 51/2000 CO4-PT-18-CTLFireability-2024-05 12147515 m, 102512 m/sec, 88965934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1974 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 111/1732 53/2000 CO4-PT-18-CTLFireability-2024-05 12661085 m, 102714 m/sec, 92917414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1979 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 116/1732 55/2000 CO4-PT-18-CTLFireability-2024-05 13117347 m, 91252 m/sec, 96216126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1984 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-18-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 121/1732 57/2000 CO4-PT-18-CTLFireability-2024-05 13595107 m, 95552 m/sec, 100028931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1989 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-04: DISJ true state space[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-18-CTLFireability-2024-13: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-18-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-18"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-18, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400138"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-18.tgz
mv CO4-PT-18 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;