About the Execution of LoLA for CO4-PT-17
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7290.831 | 3600000.00 | 1024322.00 | 11059.50 | ?F????TTF?????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400132.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-17, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400132
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 6.3K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.9K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 248K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-17-LTLFireability-00
FORMULA_NAME CO4-PT-17-LTLFireability-01
FORMULA_NAME CO4-PT-17-LTLFireability-02
FORMULA_NAME CO4-PT-17-LTLFireability-03
FORMULA_NAME CO4-PT-17-LTLFireability-04
FORMULA_NAME CO4-PT-17-LTLFireability-05
FORMULA_NAME CO4-PT-17-LTLFireability-06
FORMULA_NAME CO4-PT-17-LTLFireability-07
FORMULA_NAME CO4-PT-17-LTLFireability-08
FORMULA_NAME CO4-PT-17-LTLFireability-09
FORMULA_NAME CO4-PT-17-LTLFireability-10
FORMULA_NAME CO4-PT-17-LTLFireability-11
FORMULA_NAME CO4-PT-17-LTLFireability-12
FORMULA_NAME CO4-PT-17-LTLFireability-13
FORMULA_NAME CO4-PT-17-LTLFireability-14
FORMULA_NAME CO4-PT-17-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717406209269
FORMULA CO4-PT-17-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 CO4-PT-17-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] Rule S: 238 transitions removed,198 places removed
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for CO4-PT-17-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 CO4-PT-17-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 CO4-PT-17-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 35 CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type CNST) for 58 CO4-PT-17-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for CO4-PT-17-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for CO4-PT-17-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type CNST) for CO4-PT-17-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 CO4-PT-17-LTLFireability-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 28 CO4-PT-17-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 28 CO4-PT-17-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 35 CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for CO4-PT-17-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for CO4-PT-17-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for CO4-PT-17-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-09: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/276 8/2000 CO4-PT-17-LTLFireability-03 1131396 m, 226279 m/sec, 2233508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for CO4-PT-17-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1487876
[[35mlola[0m][I] fired transitions : 2957157
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 CO4-PT-17-LTLFireability-12
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for CO4-PT-17-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 CO4-PT-17-LTLFireability-11
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for CO4-PT-17-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 CO4-PT-17-LTLFireability-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for CO4-PT-17-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 35 CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for CO4-PT-17-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112461
[[35mlola[0m][I] fired transitions : 376030
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-17-LTLFireability-05
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 2/598 2/2000 CO4-PT-17-LTLFireability-05 245818 m, 49163 m/sec, 888983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 7/598 4/2000 CO4-PT-17-LTLFireability-05 595639 m, 69964 m/sec, 2667444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 12/598 7/2000 CO4-PT-17-LTLFireability-05 919021 m, 64676 m/sec, 4400177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 17/598 9/2000 CO4-PT-17-LTLFireability-05 1233249 m, 62845 m/sec, 6116701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 22/598 10/2000 CO4-PT-17-LTLFireability-05 1486597 m, 50669 m/sec, 7831801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 27/598 12/2000 CO4-PT-17-LTLFireability-05 1759886 m, 54657 m/sec, 9554617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 32/598 14/2000 CO4-PT-17-LTLFireability-05 2081865 m, 64395 m/sec, 11282299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 37/598 16/2000 CO4-PT-17-LTLFireability-05 2338528 m, 51332 m/sec, 13003568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 42/598 18/2000 CO4-PT-17-LTLFireability-05 2616846 m, 55663 m/sec, 14752670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 47/598 21/2000 CO4-PT-17-LTLFireability-05 3055782 m, 87787 m/sec, 16493907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 52/598 24/2000 CO4-PT-17-LTLFireability-05 3509361 m, 90715 m/sec, 18082181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 57/598 27/2000 CO4-PT-17-LTLFireability-05 3919405 m, 82008 m/sec, 19751396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 62/598 30/2000 CO4-PT-17-LTLFireability-05 4306483 m, 77415 m/sec, 21335617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 67/598 32/2000 CO4-PT-17-LTLFireability-05 4660764 m, 70856 m/sec, 22805640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 72/598 34/2000 CO4-PT-17-LTLFireability-05 4973512 m, 62549 m/sec, 24244184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 77/598 37/2000 CO4-PT-17-LTLFireability-05 5309424 m, 67182 m/sec, 25845996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 82/598 39/2000 CO4-PT-17-LTLFireability-05 5638372 m, 65789 m/sec, 27563535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 87/598 42/2000 CO4-PT-17-LTLFireability-05 6013550 m, 75035 m/sec, 28822435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CO4-PT-17-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6089117
[[35mlola[0m][I] fired transitions : 29101469
[[35mlola[0m][I] time used : 88
[[35mlola[0m][I] memory pages used : 42
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CO4-PT-17-LTLFireability-04
[[35mlola[0m][I] time limit : 700 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CO4-PT-17-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 39
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-17-LTLFireability-02
[[35mlola[0m][I] time limit : 875 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 4/875 3/2000 CO4-PT-17-LTLFireability-02 326538 m, 65307 m/sec, 1311150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 9/875 5/2000 CO4-PT-17-LTLFireability-02 664241 m, 67540 m/sec, 2973536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 14/875 8/2000 CO4-PT-17-LTLFireability-02 1108733 m, 88898 m/sec, 4742279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 19/875 11/2000 CO4-PT-17-LTLFireability-02 1566481 m, 91549 m/sec, 6346576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 24/875 14/2000 CO4-PT-17-LTLFireability-02 1979631 m, 82630 m/sec, 8021258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 29/875 17/2000 CO4-PT-17-LTLFireability-02 2370516 m, 78177 m/sec, 9622707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 34/875 19/2000 CO4-PT-17-LTLFireability-02 2733794 m, 72655 m/sec, 11129188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 39/875 22/2000 CO4-PT-17-LTLFireability-02 3052019 m, 63645 m/sec, 12597447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 44/875 24/2000 CO4-PT-17-LTLFireability-02 3392054 m, 68007 m/sec, 14230243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 49/875 26/2000 CO4-PT-17-LTLFireability-02 3731316 m, 67852 m/sec, 15947851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 54/875 29/2000 CO4-PT-17-LTLFireability-02 4111576 m, 76052 m/sec, 17287423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 59/875 32/2000 CO4-PT-17-LTLFireability-02 4448716 m, 67428 m/sec, 18694397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 64/875 34/2000 CO4-PT-17-LTLFireability-02 4746668 m, 59590 m/sec, 20029112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 69/875 36/2000 CO4-PT-17-LTLFireability-02 5005985 m, 51863 m/sec, 21343361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 74/875 38/2000 CO4-PT-17-LTLFireability-02 5314397 m, 61682 m/sec, 22769426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 79/875 40/2000 CO4-PT-17-LTLFireability-02 5576441 m, 52408 m/sec, 24006763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 84/875 42/2000 CO4-PT-17-LTLFireability-02 5864250 m, 57561 m/sec, 25429379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 89/875 43/2000 CO4-PT-17-LTLFireability-02 6143028 m, 55755 m/sec, 26699832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 94/875 45/2000 CO4-PT-17-LTLFireability-02 6393795 m, 50153 m/sec, 27985150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 99/875 47/2000 CO4-PT-17-LTLFireability-02 6692752 m, 59791 m/sec, 29338475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 104/875 49/2000 CO4-PT-17-LTLFireability-02 6941511 m, 49751 m/sec, 30513242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 109/875 51/2000 CO4-PT-17-LTLFireability-02 7219325 m, 55562 m/sec, 31908530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 114/875 53/2000 CO4-PT-17-LTLFireability-02 7494180 m, 54971 m/sec, 33150145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 119/875 54/2000 CO4-PT-17-LTLFireability-02 7736514 m, 48466 m/sec, 34377074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 124/875 56/2000 CO4-PT-17-LTLFireability-02 8030463 m, 58789 m/sec, 35720845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 129/875 58/2000 CO4-PT-17-LTLFireability-02 8287325 m, 51372 m/sec, 36930902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 134/875 60/2000 CO4-PT-17-LTLFireability-02 8550114 m, 52557 m/sec, 38279941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 139/875 62/2000 CO4-PT-17-LTLFireability-02 8834688 m, 56914 m/sec, 39553705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 144/875 63/2000 CO4-PT-17-LTLFireability-02 9066656 m, 46393 m/sec, 40714979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 149/875 65/2000 CO4-PT-17-LTLFireability-02 9384865 m, 63641 m/sec, 42001942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 154/875 67/2000 CO4-PT-17-LTLFireability-02 9676548 m, 58336 m/sec, 43098370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 159/875 69/2000 CO4-PT-17-LTLFireability-02 9992275 m, 63145 m/sec, 44331847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 164/875 71/2000 CO4-PT-17-LTLFireability-02 10291328 m, 59810 m/sec, 45415343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 169/875 73/2000 CO4-PT-17-LTLFireability-02 10572397 m, 56213 m/sec, 46593996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 174/875 75/2000 CO4-PT-17-LTLFireability-02 10855590 m, 56638 m/sec, 47828694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 179/875 76/2000 CO4-PT-17-LTLFireability-02 11075223 m, 43926 m/sec, 48904167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 184/875 78/2000 CO4-PT-17-LTLFireability-02 11354582 m, 55871 m/sec, 50161578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 189/875 80/2000 CO4-PT-17-LTLFireability-02 11645295 m, 58142 m/sec, 51210957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 194/875 82/2000 CO4-PT-17-LTLFireability-02 11918244 m, 54589 m/sec, 52348656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 199/875 84/2000 CO4-PT-17-LTLFireability-02 12193958 m, 55142 m/sec, 53547609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 204/875 85/2000 CO4-PT-17-LTLFireability-02 12416049 m, 44418 m/sec, 54606579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 209/875 87/2000 CO4-PT-17-LTLFireability-02 12653801 m, 47550 m/sec, 55829637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 214/875 88/2000 CO4-PT-17-LTLFireability-02 12920436 m, 53327 m/sec, 56948506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 219/875 91/2000 CO4-PT-17-LTLFireability-02 13278487 m, 71610 m/sec, 58311507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 224/875 93/2000 CO4-PT-17-LTLFireability-02 13610992 m, 66501 m/sec, 59797520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 229/875 96/2000 CO4-PT-17-LTLFireability-02 13942895 m, 66380 m/sec, 61335564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 234/875 98/2000 CO4-PT-17-LTLFireability-02 14261525 m, 63726 m/sec, 62783080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 239/875 99/2000 CO4-PT-17-LTLFireability-02 14493470 m, 46389 m/sec, 63831383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 244/875 101/2000 CO4-PT-17-LTLFireability-02 14744241 m, 50154 m/sec, 64950157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 249/875 103/2000 CO4-PT-17-LTLFireability-02 15070962 m, 65344 m/sec, 66362121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 254/875 106/2000 CO4-PT-17-LTLFireability-02 15396070 m, 65021 m/sec, 67839544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 259/875 108/2000 CO4-PT-17-LTLFireability-02 15727280 m, 66242 m/sec, 69265424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 264/875 110/2000 CO4-PT-17-LTLFireability-02 16051029 m, 64749 m/sec, 70738807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 269/875 112/2000 CO4-PT-17-LTLFireability-02 16313995 m, 52593 m/sec, 71947484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 274/875 114/2000 CO4-PT-17-LTLFireability-02 16582691 m, 53739 m/sec, 73267606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 279/875 116/2000 CO4-PT-17-LTLFireability-02 16921209 m, 67703 m/sec, 74691489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 284/875 118/2000 CO4-PT-17-LTLFireability-02 17226435 m, 61045 m/sec, 76105122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 289/875 121/2000 CO4-PT-17-LTLFireability-02 17577278 m, 70168 m/sec, 77452192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 294/875 123/2000 CO4-PT-17-LTLFireability-02 17887639 m, 62072 m/sec, 78849965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 299/875 125/2000 CO4-PT-17-LTLFireability-02 18187232 m, 59918 m/sec, 80301251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 304/875 127/2000 CO4-PT-17-LTLFireability-02 18460329 m, 54619 m/sec, 81637910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 309/875 129/2000 CO4-PT-17-LTLFireability-02 18745690 m, 57072 m/sec, 82906598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 314/875 131/2000 CO4-PT-17-LTLFireability-02 19067726 m, 64407 m/sec, 84246025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 319/875 133/2000 CO4-PT-17-LTLFireability-02 19359124 m, 58279 m/sec, 85608731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 324/875 135/2000 CO4-PT-17-LTLFireability-02 19625736 m, 53322 m/sec, 86891685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 329/875 137/2000 CO4-PT-17-LTLFireability-02 19900798 m, 55012 m/sec, 88128740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 334/875 139/2000 CO4-PT-17-LTLFireability-02 20195945 m, 59029 m/sec, 89488476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 339/875 141/2000 CO4-PT-17-LTLFireability-02 20467741 m, 54359 m/sec, 90791643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 344/875 143/2000 CO4-PT-17-LTLFireability-02 20736460 m, 53743 m/sec, 92150069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 349/875 144/2000 CO4-PT-17-LTLFireability-02 20955695 m, 43847 m/sec, 93371120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 354/875 146/2000 CO4-PT-17-LTLFireability-02 21141342 m, 37129 m/sec, 94652194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 359/875 147/2000 CO4-PT-17-LTLFireability-02 21366050 m, 44941 m/sec, 96032284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 364/875 149/2000 CO4-PT-17-LTLFireability-02 21614154 m, 49620 m/sec, 97387434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 369/875 151/2000 CO4-PT-17-LTLFireability-02 21845154 m, 46200 m/sec, 98766115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 374/875 152/2000 CO4-PT-17-LTLFireability-02 22106359 m, 52241 m/sec, 100045479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 379/875 154/2000 CO4-PT-17-LTLFireability-02 22392926 m, 57313 m/sec, 101284833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 384/875 157/2000 CO4-PT-17-LTLFireability-02 22716911 m, 64797 m/sec, 102711004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 389/875 159/2000 CO4-PT-17-LTLFireability-02 23032101 m, 63038 m/sec, 104042292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 394/875 161/2000 CO4-PT-17-LTLFireability-02 23340797 m, 61739 m/sec, 105371646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 399/875 163/2000 CO4-PT-17-LTLFireability-02 23592334 m, 50307 m/sec, 106641030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 404/875 165/2000 CO4-PT-17-LTLFireability-02 23871143 m, 55761 m/sec, 107933418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 409/875 167/2000 CO4-PT-17-LTLFireability-02 24207671 m, 67305 m/sec, 109210285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 414/875 169/2000 CO4-PT-17-LTLFireability-02 24495165 m, 57498 m/sec, 110494760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 419/875 171/2000 CO4-PT-17-LTLFireability-02 24794414 m, 59849 m/sec, 111791597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 424/875 173/2000 CO4-PT-17-LTLFireability-02 25044920 m, 50101 m/sec, 113050824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 429/875 174/2000 CO4-PT-17-LTLFireability-02 25289743 m, 48964 m/sec, 114304621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 434/875 176/2000 CO4-PT-17-LTLFireability-02 25544448 m, 50941 m/sec, 115507847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 439/875 178/2000 CO4-PT-17-LTLFireability-02 25836112 m, 58332 m/sec, 116686665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 444/875 180/2000 CO4-PT-17-LTLFireability-02 26096694 m, 52116 m/sec, 117911167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 449/875 182/2000 CO4-PT-17-LTLFireability-02 26343150 m, 49291 m/sec, 119078029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 454/875 184/2000 CO4-PT-17-LTLFireability-02 26603682 m, 52106 m/sec, 120498743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 459/875 185/2000 CO4-PT-17-LTLFireability-02 26863648 m, 51993 m/sec, 121819584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 464/875 187/2000 CO4-PT-17-LTLFireability-02 27120408 m, 51352 m/sec, 123032666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 469/875 189/2000 CO4-PT-17-LTLFireability-02 27367943 m, 49507 m/sec, 124189204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 474/875 191/2000 CO4-PT-17-LTLFireability-02 27640566 m, 54524 m/sec, 125440559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 479/875 193/2000 CO4-PT-17-LTLFireability-02 27892034 m, 50293 m/sec, 126704442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 484/875 194/2000 CO4-PT-17-LTLFireability-02 28163879 m, 54369 m/sec, 128099739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 489/875 196/2000 CO4-PT-17-LTLFireability-02 28438556 m, 54935 m/sec, 129344461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 494/875 198/2000 CO4-PT-17-LTLFireability-02 28713456 m, 54980 m/sec, 130627733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 499/875 200/2000 CO4-PT-17-LTLFireability-02 28960205 m, 49349 m/sec, 131914110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 504/875 202/2000 CO4-PT-17-LTLFireability-02 29207050 m, 49369 m/sec, 133223832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 509/875 203/2000 CO4-PT-17-LTLFireability-02 29440847 m, 46759 m/sec, 134443197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 514/875 205/2000 CO4-PT-17-LTLFireability-02 29710895 m, 54009 m/sec, 135691595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 519/875 207/2000 CO4-PT-17-LTLFireability-02 29956774 m, 49175 m/sec, 136896084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 524/875 209/2000 CO4-PT-17-LTLFireability-02 30197612 m, 48167 m/sec, 138118219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 529/875 210/2000 CO4-PT-17-LTLFireability-02 30448468 m, 50171 m/sec, 139361444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 534/875 212/2000 CO4-PT-17-LTLFireability-02 30699248 m, 50156 m/sec, 140599903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 539/875 214/2000 CO4-PT-17-LTLFireability-02 30980810 m, 56312 m/sec, 141741260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 544/875 216/2000 CO4-PT-17-LTLFireability-02 31215005 m, 46839 m/sec, 142901083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 549/875 217/2000 CO4-PT-17-LTLFireability-02 31456366 m, 48272 m/sec, 144092892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 554/875 219/2000 CO4-PT-17-LTLFireability-02 31653607 m, 39448 m/sec, 145030579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 559/875 220/2000 CO4-PT-17-LTLFireability-02 31896269 m, 48532 m/sec, 146204671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 564/875 222/2000 CO4-PT-17-LTLFireability-02 32152670 m, 51280 m/sec, 147452355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 569/875 224/2000 CO4-PT-17-LTLFireability-02 32428484 m, 55162 m/sec, 148823520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 574/875 226/2000 CO4-PT-17-LTLFireability-02 32708505 m, 56004 m/sec, 149986135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 579/875 228/2000 CO4-PT-17-LTLFireability-02 32973436 m, 52986 m/sec, 151202759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 584/875 230/2000 CO4-PT-17-LTLFireability-02 33213228 m, 47958 m/sec, 152342048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 589/875 231/2000 CO4-PT-17-LTLFireability-02 33438378 m, 45030 m/sec, 153479088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 594/875 233/2000 CO4-PT-17-LTLFireability-02 33688749 m, 50074 m/sec, 154738019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 599/875 235/2000 CO4-PT-17-LTLFireability-02 33925442 m, 47338 m/sec, 155861740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 604/875 236/2000 CO4-PT-17-LTLFireability-02 34137247 m, 42361 m/sec, 157035217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 609/875 238/2000 CO4-PT-17-LTLFireability-02 34388149 m, 50180 m/sec, 158347637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 614/875 239/2000 CO4-PT-17-LTLFireability-02 34589143 m, 40198 m/sec, 159530388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 619/875 241/2000 CO4-PT-17-LTLFireability-02 34812685 m, 44708 m/sec, 160751343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 624/875 242/2000 CO4-PT-17-LTLFireability-02 35040836 m, 45630 m/sec, 162069263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 629/875 244/2000 CO4-PT-17-LTLFireability-02 35284959 m, 48824 m/sec, 163342286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 634/875 246/2000 CO4-PT-17-LTLFireability-02 35533656 m, 49739 m/sec, 164699095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 639/875 247/2000 CO4-PT-17-LTLFireability-02 35763650 m, 45998 m/sec, 165972883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 644/875 249/2000 CO4-PT-17-LTLFireability-02 35993913 m, 46052 m/sec, 167293781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 649/875 251/2000 CO4-PT-17-LTLFireability-02 36248987 m, 51014 m/sec, 168616863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 654/875 252/2000 CO4-PT-17-LTLFireability-02 36484104 m, 47023 m/sec, 169859393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 659/875 254/2000 CO4-PT-17-LTLFireability-02 36707715 m, 44722 m/sec, 171009523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 664/875 256/2000 CO4-PT-17-LTLFireability-02 36937299 m, 45916 m/sec, 172171984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 669/875 257/2000 CO4-PT-17-LTLFireability-02 37167500 m, 46040 m/sec, 173342636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 674/875 258/2000 CO4-PT-17-LTLFireability-02 37345936 m, 35687 m/sec, 174330822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 679/875 260/2000 CO4-PT-17-LTLFireability-02 37512663 m, 33345 m/sec, 175272337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 684/875 261/2000 CO4-PT-17-LTLFireability-02 37670841 m, 31635 m/sec, 176250781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 689/875 262/2000 CO4-PT-17-LTLFireability-02 37857321 m, 37296 m/sec, 177225674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 694/875 263/2000 CO4-PT-17-LTLFireability-02 38060376 m, 40611 m/sec, 178168325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 699/875 264/2000 CO4-PT-17-LTLFireability-02 38213941 m, 30713 m/sec, 179128411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 704/875 265/2000 CO4-PT-17-LTLFireability-02 38373065 m, 31824 m/sec, 180071498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 709/875 267/2000 CO4-PT-17-LTLFireability-02 38561490 m, 37685 m/sec, 180999899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 714/875 268/2000 CO4-PT-17-LTLFireability-02 38754163 m, 38534 m/sec, 181888233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 719/875 269/2000 CO4-PT-17-LTLFireability-02 38902012 m, 29569 m/sec, 182827187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 724/875 270/2000 CO4-PT-17-LTLFireability-02 39060427 m, 31683 m/sec, 183741314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 729/875 271/2000 CO4-PT-17-LTLFireability-02 39240097 m, 35934 m/sec, 184797686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 734/875 273/2000 CO4-PT-17-LTLFireability-02 39493504 m, 50681 m/sec, 186173885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 739/875 275/2000 CO4-PT-17-LTLFireability-02 39720910 m, 45481 m/sec, 187480315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 744/875 276/2000 CO4-PT-17-LTLFireability-02 39935334 m, 42884 m/sec, 188644790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 749/875 278/2000 CO4-PT-17-LTLFireability-02 40125913 m, 38115 m/sec, 189787627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 754/875 279/2000 CO4-PT-17-LTLFireability-02 40290125 m, 32842 m/sec, 190695411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 759/875 280/2000 CO4-PT-17-LTLFireability-02 40460441 m, 34063 m/sec, 191679789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 764/875 281/2000 CO4-PT-17-LTLFireability-02 40620423 m, 31996 m/sec, 192474638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 769/875 282/2000 CO4-PT-17-LTLFireability-02 40761385 m, 28192 m/sec, 193337063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 774/875 283/2000 CO4-PT-17-LTLFireability-02 40931100 m, 33943 m/sec, 194271255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 779/875 284/2000 CO4-PT-17-LTLFireability-02 41084941 m, 30768 m/sec, 195068522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 784/875 285/2000 CO4-PT-17-LTLFireability-02 41219647 m, 26941 m/sec, 195893915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 789/875 286/2000 CO4-PT-17-LTLFireability-02 41386317 m, 33334 m/sec, 196800800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 794/875 287/2000 CO4-PT-17-LTLFireability-02 41536811 m, 30098 m/sec, 197566087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 799/875 289/2000 CO4-PT-17-LTLFireability-02 41699951 m, 32628 m/sec, 198399767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 804/875 289/2000 CO4-PT-17-LTLFireability-02 41839240 m, 27857 m/sec, 199251433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 809/875 291/2000 CO4-PT-17-LTLFireability-02 42026273 m, 37406 m/sec, 200332383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 814/875 292/2000 CO4-PT-17-LTLFireability-02 42191119 m, 32969 m/sec, 201214289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 819/875 293/2000 CO4-PT-17-LTLFireability-02 42354900 m, 32756 m/sec, 202141764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 824/875 294/2000 CO4-PT-17-LTLFireability-02 42538199 m, 36659 m/sec, 203161822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 829/875 295/2000 CO4-PT-17-LTLFireability-02 42687441 m, 29848 m/sec, 203947813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 834/875 297/2000 CO4-PT-17-LTLFireability-02 42842608 m, 31033 m/sec, 204803811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 839/875 298/2000 CO4-PT-17-LTLFireability-02 43014995 m, 34477 m/sec, 205761831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 844/875 299/2000 CO4-PT-17-LTLFireability-02 43161372 m, 29275 m/sec, 206569717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 849/875 300/2000 CO4-PT-17-LTLFireability-02 43310441 m, 29813 m/sec, 207350887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 854/875 301/2000 CO4-PT-17-LTLFireability-02 43404524 m, 18816 m/sec, 208242573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 859/875 302/2000 CO4-PT-17-LTLFireability-02 43616656 m, 42426 m/sec, 209406928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 864/875 303/2000 CO4-PT-17-LTLFireability-02 43813847 m, 39438 m/sec, 210485317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 869/875 305/2000 CO4-PT-17-LTLFireability-02 44022632 m, 41757 m/sec, 211674927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 874/875 307/2000 CO4-PT-17-LTLFireability-02 44273006 m, 50074 m/sec, 212920577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for CO4-PT-17-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-17-LTLFireability-00
[[35mlola[0m][I] time limit : 874 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-17-LTLFireability-02
[[35mlola[0m][I] time limit : 2624 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-17-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 810
[[35mlola[0m][I] fired transitions : 1639
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/874 3/5 CO4-PT-17-LTLFireability-02 391650 m, -8776271 m/sec, 1674828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for CO4-PT-17-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 CO4-PT-17-LTLFireability-15
[[35mlola[0m][I] time limit : 1307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-17-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 LTL EXCL 5/1307 6/2000 CO4-PT-17-LTLFireability-15 846622 m, 169324 m/sec, 1753294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for CO4-PT-17-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1459481
[[35mlola[0m][I] fired transitions : 3145614
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 CO4-PT-17-LTLFireability-13
[[35mlola[0m][I] time limit : 2604 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for CO4-PT-17-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2166 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2171 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2176 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2181 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2186 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2191 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2196 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2201 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2206 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2211 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2216 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2221 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2226 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2231 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2236 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2241 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2246 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2251 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2256 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2261 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2266 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2271 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2276 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2281 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2286 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2291 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2296 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2301 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2306 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2311 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2316 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2321 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-08: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-17-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-17-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-17-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-17"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-17, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400132"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-17.tgz
mv CO4-PT-17 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;