fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r551-tall-171734899400131
Last Updated
July 7, 2024

About the Execution of LoLA for CO4-PT-17

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
12482.031 3600000.00 2060374.00 8967.20 ??T????TTFF??F?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400131.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-17, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400131
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 6.3K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 9.9K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 248K Jun 2 16:33 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-17-LTLCardinality-00
FORMULA_NAME CO4-PT-17-LTLCardinality-01
FORMULA_NAME CO4-PT-17-LTLCardinality-02
FORMULA_NAME CO4-PT-17-LTLCardinality-03
FORMULA_NAME CO4-PT-17-LTLCardinality-04
FORMULA_NAME CO4-PT-17-LTLCardinality-05
FORMULA_NAME CO4-PT-17-LTLCardinality-06
FORMULA_NAME CO4-PT-17-LTLCardinality-07
FORMULA_NAME CO4-PT-17-LTLCardinality-08
FORMULA_NAME CO4-PT-17-LTLCardinality-09
FORMULA_NAME CO4-PT-17-LTLCardinality-10
FORMULA_NAME CO4-PT-17-LTLCardinality-11
FORMULA_NAME CO4-PT-17-LTLCardinality-12
FORMULA_NAME CO4-PT-17-LTLCardinality-13
FORMULA_NAME CO4-PT-17-LTLCardinality-14
FORMULA_NAME CO4-PT-17-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717406117195

FORMULA CO4-PT-17-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-17-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLCardinality.xml
[lola][I] Rule S: 238 transitions removed,198 places removed
[lola][I] LAUNCH task # 28 (type CNST) for 27 CO4-PT-17-LTLCardinality-09
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 28 (type CNST) for CO4-PT-17-LTLCardinality-09
[lola][I] result : false
[lola][I] LAUNCH task # 22 (type CNST) for 21 CO4-PT-17-LTLCardinality-07
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 22 (type CNST) for CO4-PT-17-LTLCardinality-07
[lola][I] result : true
[lola][I] LAUNCH task # 31 (type CNST) for 30 CO4-PT-17-LTLCardinality-10
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 31 (type CNST) for CO4-PT-17-LTLCardinality-10
[lola][I] result : false
[lola][I] LAUNCH task # 7 (type CNST) for 6 CO4-PT-17-LTLCardinality-02
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 7 (type CNST) for CO4-PT-17-LTLCardinality-02
[lola][I] result : true
[lola][I] LAUNCH task # 53 (type EXCL) for 24 CO4-PT-17-LTLCardinality-08
[lola][I] time limit : 273 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 56 (type EQUN) for 24 CO4-PT-17-LTLCardinality-08
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 58 (type FNDP) for 43 CO4-PT-17-LTLCardinality-13
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 59 (type EQUN) for 43 CO4-PT-17-LTLCardinality-13
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 53 (type EXCL) for CO4-PT-17-LTLCardinality-08
[lola][I] result : false
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 56 (type EQUN) for CO4-PT-17-LTLCardinality-08 (obsolete)
[lola][I] LAUNCH task # 60 (type EXCL) for 43 CO4-PT-17-LTLCardinality-13
[lola][I] time limit : 296 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 65 (type EQUN) for 33 CO4-PT-17-LTLCardinality-11
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 60 (type EXCL) for CO4-PT-17-LTLCardinality-13
[lola][I] result : true
[lola][I] markings : 7
[lola][I] fired transitions : 6
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 58 (type FNDP) for CO4-PT-17-LTLCardinality-13 (obsolete)
[lola][W] CANCELED task # 59 (type EQUN) for CO4-PT-17-LTLCardinality-13 (obsolete)
[lola][I] LAUNCH task # 50 (type EXCL) for 49 CO4-PT-17-LTLCardinality-15
[lola][I] time limit : 323 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 50 (type EXCL) for CO4-PT-17-LTLCardinality-15
[lola][I] result : false
[lola][I] markings : 39
[lola][I] fired transitions : 39
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 47 (type EXCL) for 46 CO4-PT-17-LTLCardinality-14
[lola][I] time limit : 355 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 58 (type FNDP) for CO4-PT-17-LTLCardinality-13
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][I] FINISHED task # 56 (type EQUN) for CO4-PT-17-LTLCardinality-08
[lola][I] result : unknown
[lola][I] FINISHED task # 65 (type EQUN) for CO4-PT-17-LTLCardinality-11
[lola][I] result : unknown
[lola][I] FINISHED task # 59 (type EQUN) for CO4-PT-17-LTLCardinality-13
[lola][I] result : unknown
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 5/355 3/2000 CO4-PT-17-LTLCardinality-14 364292 m, 72858 m/sec, 1521181 t fired, .
[lola][.]
[lola][.] Time elapsed: 46 secs. Pages in use: 3
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 10/355 5/2000 CO4-PT-17-LTLCardinality-14 713709 m, 69883 m/sec, 3192198 t fired, .
[lola][.]
[lola][.] Time elapsed: 51 secs. Pages in use: 5
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 15/355 9/2000 CO4-PT-17-LTLCardinality-14 1148472 m, 86952 m/sec, 4899021 t fired, .
[lola][.]
[lola][.] Time elapsed: 56 secs. Pages in use: 9
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 20/355 12/2000 CO4-PT-17-LTLCardinality-14 1609908 m, 92287 m/sec, 6497542 t fired, .
[lola][.]
[lola][.] Time elapsed: 61 secs. Pages in use: 12
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 25/355 14/2000 CO4-PT-17-LTLCardinality-14 2007615 m, 79541 m/sec, 8143403 t fired, .
[lola][.]
[lola][.] Time elapsed: 66 secs. Pages in use: 14
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 30/355 17/2000 CO4-PT-17-LTLCardinality-14 2402696 m, 79016 m/sec, 9762912 t fired, .
[lola][.]
[lola][.] Time elapsed: 71 secs. Pages in use: 17
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 35/355 20/2000 CO4-PT-17-LTLCardinality-14 2768492 m, 73159 m/sec, 11272369 t fired, .
[lola][.]
[lola][.] Time elapsed: 76 secs. Pages in use: 20
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 40/355 22/2000 CO4-PT-17-LTLCardinality-14 3085244 m, 63350 m/sec, 12755382 t fired, .
[lola][.]
[lola][.] Time elapsed: 81 secs. Pages in use: 22
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 45/355 24/2000 CO4-PT-17-LTLCardinality-14 3422207 m, 67392 m/sec, 14390413 t fired, .
[lola][.]
[lola][.] Time elapsed: 86 secs. Pages in use: 24
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 50/355 27/2000 CO4-PT-17-LTLCardinality-14 3773599 m, 70278 m/sec, 16087040 t fired, .
[lola][.]
[lola][.] Time elapsed: 91 secs. Pages in use: 27
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 55/355 30/2000 CO4-PT-17-LTLCardinality-14 4127428 m, 70765 m/sec, 17349142 t fired, .
[lola][.]
[lola][.] Time elapsed: 96 secs. Pages in use: 30
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 60/355 32/2000 CO4-PT-17-LTLCardinality-14 4458631 m, 66240 m/sec, 18741366 t fired, .
[lola][.]
[lola][.] Time elapsed: 101 secs. Pages in use: 32
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 65/355 34/2000 CO4-PT-17-LTLCardinality-14 4749713 m, 58216 m/sec, 20044494 t fired, .
[lola][.]
[lola][.] Time elapsed: 106 secs. Pages in use: 34
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 70/355 36/2000 CO4-PT-17-LTLCardinality-14 5011359 m, 52329 m/sec, 21374234 t fired, .
[lola][.]
[lola][.] Time elapsed: 111 secs. Pages in use: 36
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 75/355 38/2000 CO4-PT-17-LTLCardinality-14 5318670 m, 61462 m/sec, 22790128 t fired, .
[lola][.]
[lola][.] Time elapsed: 116 secs. Pages in use: 38
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 80/355 40/2000 CO4-PT-17-LTLCardinality-14 5577392 m, 51744 m/sec, 24011872 t fired, .
[lola][.]
[lola][.] Time elapsed: 121 secs. Pages in use: 40
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 85/355 42/2000 CO4-PT-17-LTLCardinality-14 5867146 m, 57950 m/sec, 25441016 t fired, .
[lola][.]
[lola][.] Time elapsed: 126 secs. Pages in use: 42
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 90/355 44/2000 CO4-PT-17-LTLCardinality-14 6147144 m, 55999 m/sec, 26718690 t fired, .
[lola][.]
[lola][.] Time elapsed: 131 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 95/355 45/2000 CO4-PT-17-LTLCardinality-14 6400166 m, 50604 m/sec, 28021051 t fired, .
[lola][.]
[lola][.] Time elapsed: 136 secs. Pages in use: 45
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 100/355 47/2000 CO4-PT-17-LTLCardinality-14 6704551 m, 60877 m/sec, 29388962 t fired, .
[lola][.]
[lola][.] Time elapsed: 141 secs. Pages in use: 47
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 105/355 49/2000 CO4-PT-17-LTLCardinality-14 6953036 m, 49697 m/sec, 30580578 t fired, .
[lola][.]
[lola][.] Time elapsed: 146 secs. Pages in use: 49
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 110/355 51/2000 CO4-PT-17-LTLCardinality-14 7235795 m, 56551 m/sec, 31975797 t fired, .
[lola][.]
[lola][.] Time elapsed: 151 secs. Pages in use: 51
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 115/355 53/2000 CO4-PT-17-LTLCardinality-14 7509076 m, 54656 m/sec, 33222150 t fired, .
[lola][.]
[lola][.] Time elapsed: 156 secs. Pages in use: 53
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 120/355 55/2000 CO4-PT-17-LTLCardinality-14 7754694 m, 49123 m/sec, 34474721 t fired, .
[lola][.]
[lola][.] Time elapsed: 161 secs. Pages in use: 55
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 125/355 57/2000 CO4-PT-17-LTLCardinality-14 8047927 m, 58646 m/sec, 35815863 t fired, .
[lola][.]
[lola][.] Time elapsed: 166 secs. Pages in use: 57
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 130/355 58/2000 CO4-PT-17-LTLCardinality-14 8299124 m, 50239 m/sec, 36990340 t fired, .
[lola][.]
[lola][.] Time elapsed: 171 secs. Pages in use: 58
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 135/355 60/2000 CO4-PT-17-LTLCardinality-14 8564847 m, 53144 m/sec, 38343683 t fired, .
[lola][.]
[lola][.] Time elapsed: 176 secs. Pages in use: 60
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 140/355 62/2000 CO4-PT-17-LTLCardinality-14 8842335 m, 55497 m/sec, 39586992 t fired, .
[lola][.]
[lola][.] Time elapsed: 181 secs. Pages in use: 62
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 145/355 64/2000 CO4-PT-17-LTLCardinality-14 9075545 m, 46642 m/sec, 40760643 t fired, .
[lola][.]
[lola][.] Time elapsed: 186 secs. Pages in use: 64
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 150/355 66/2000 CO4-PT-17-LTLCardinality-14 9395437 m, 63978 m/sec, 42037863 t fired, .
[lola][.]
[lola][.] Time elapsed: 191 secs. Pages in use: 66
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 155/355 68/2000 CO4-PT-17-LTLCardinality-14 9684901 m, 57892 m/sec, 43133993 t fired, .
[lola][.]
[lola][.] Time elapsed: 196 secs. Pages in use: 68
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 160/355 70/2000 CO4-PT-17-LTLCardinality-14 10006188 m, 64257 m/sec, 44375612 t fired, .
[lola][.]
[lola][.] Time elapsed: 201 secs. Pages in use: 70
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 165/355 72/2000 CO4-PT-17-LTLCardinality-14 10304295 m, 59621 m/sec, 45464799 t fired, .
[lola][.]
[lola][.] Time elapsed: 206 secs. Pages in use: 72
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 170/355 74/2000 CO4-PT-17-LTLCardinality-14 10592894 m, 57719 m/sec, 46674041 t fired, .
[lola][.]
[lola][.] Time elapsed: 211 secs. Pages in use: 74
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 175/355 75/2000 CO4-PT-17-LTLCardinality-14 10872161 m, 55853 m/sec, 47912598 t fired, .
[lola][.]
[lola][.] Time elapsed: 216 secs. Pages in use: 75
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 180/355 77/2000 CO4-PT-17-LTLCardinality-14 11095405 m, 44648 m/sec, 49012225 t fired, .
[lola][.]
[lola][.] Time elapsed: 221 secs. Pages in use: 77
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 185/355 79/2000 CO4-PT-17-LTLCardinality-14 11385789 m, 58076 m/sec, 50265061 t fired, .
[lola][.]
[lola][.] Time elapsed: 226 secs. Pages in use: 79
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 190/355 81/2000 CO4-PT-17-LTLCardinality-14 11672643 m, 57370 m/sec, 51316010 t fired, .
[lola][.]
[lola][.] Time elapsed: 231 secs. Pages in use: 81
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 195/355 82/2000 CO4-PT-17-LTLCardinality-14 11946324 m, 54736 m/sec, 52469730 t fired, .
[lola][.]
[lola][.] Time elapsed: 236 secs. Pages in use: 82
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 200/355 84/2000 CO4-PT-17-LTLCardinality-14 12225869 m, 55909 m/sec, 53688345 t fired, .
[lola][.]
[lola][.] Time elapsed: 241 secs. Pages in use: 84
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 205/355 86/2000 CO4-PT-17-LTLCardinality-14 12440779 m, 42982 m/sec, 54739584 t fired, .
[lola][.]
[lola][.] Time elapsed: 246 secs. Pages in use: 86
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 210/355 87/2000 CO4-PT-17-LTLCardinality-14 12695073 m, 50858 m/sec, 56000293 t fired, .
[lola][.]
[lola][.] Time elapsed: 251 secs. Pages in use: 87
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 215/355 89/2000 CO4-PT-17-LTLCardinality-14 12944447 m, 49874 m/sec, 57060068 t fired, .
[lola][.]
[lola][.] Time elapsed: 256 secs. Pages in use: 89
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 220/355 92/2000 CO4-PT-17-LTLCardinality-14 13318388 m, 74788 m/sec, 58475174 t fired, .
[lola][.]
[lola][.] Time elapsed: 261 secs. Pages in use: 92
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 225/355 94/2000 CO4-PT-17-LTLCardinality-14 13657230 m, 67768 m/sec, 60012103 t fired, .
[lola][.]
[lola][.] Time elapsed: 266 secs. Pages in use: 94
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 230/355 96/2000 CO4-PT-17-LTLCardinality-14 13986091 m, 65772 m/sec, 61537419 t fired, .
[lola][.]
[lola][.] Time elapsed: 271 secs. Pages in use: 96
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 235/355 98/2000 CO4-PT-17-LTLCardinality-14 14295352 m, 61852 m/sec, 62933226 t fired, .
[lola][.]
[lola][.] Time elapsed: 276 secs. Pages in use: 98
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 240/355 100/2000 CO4-PT-17-LTLCardinality-14 14507310 m, 42391 m/sec, 63906505 t fired, .
[lola][.]
[lola][.] Time elapsed: 281 secs. Pages in use: 100
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 245/355 102/2000 CO4-PT-17-LTLCardinality-14 14764048 m, 51347 m/sec, 65048011 t fired, .
[lola][.]
[lola][.] Time elapsed: 286 secs. Pages in use: 102
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 250/355 104/2000 CO4-PT-17-LTLCardinality-14 15092914 m, 65773 m/sec, 66447194 t fired, .
[lola][.]
[lola][.] Time elapsed: 291 secs. Pages in use: 104
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 255/355 106/2000 CO4-PT-17-LTLCardinality-14 15413164 m, 64050 m/sec, 67927763 t fired, .
[lola][.]
[lola][.] Time elapsed: 296 secs. Pages in use: 106
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 260/355 108/2000 CO4-PT-17-LTLCardinality-14 15748387 m, 67044 m/sec, 69356169 t fired, .
[lola][.]
[lola][.] Time elapsed: 301 secs. Pages in use: 108
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 265/355 111/2000 CO4-PT-17-LTLCardinality-14 16069426 m, 64207 m/sec, 70834054 t fired, .
[lola][.]
[lola][.] Time elapsed: 306 secs. Pages in use: 111
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 270/355 113/2000 CO4-PT-17-LTLCardinality-14 16325168 m, 51148 m/sec, 71994151 t fired, .
[lola][.]
[lola][.] Time elapsed: 311 secs. Pages in use: 113
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 275/355 114/2000 CO4-PT-17-LTLCardinality-14 16589988 m, 52964 m/sec, 73306052 t fired, .
[lola][.]
[lola][.] Time elapsed: 316 secs. Pages in use: 114
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 280/355 117/2000 CO4-PT-17-LTLCardinality-14 16929873 m, 67977 m/sec, 74731691 t fired, .
[lola][.]
[lola][.] Time elapsed: 321 secs. Pages in use: 117
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 285/355 119/2000 CO4-PT-17-LTLCardinality-14 17231590 m, 60343 m/sec, 76131626 t fired, .
[lola][.]
[lola][.] Time elapsed: 326 secs. Pages in use: 119
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 290/355 121/2000 CO4-PT-17-LTLCardinality-14 17583958 m, 70473 m/sec, 77478532 t fired, .
[lola][.]
[lola][.] Time elapsed: 331 secs. Pages in use: 121
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 295/355 123/2000 CO4-PT-17-LTLCardinality-14 17892209 m, 61650 m/sec, 78869672 t fired, .
[lola][.]
[lola][.] Time elapsed: 336 secs. Pages in use: 123
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 300/355 126/2000 CO4-PT-17-LTLCardinality-14 18192773 m, 60112 m/sec, 80324761 t fired, .
[lola][.]
[lola][.] Time elapsed: 341 secs. Pages in use: 126
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 305/355 127/2000 CO4-PT-17-LTLCardinality-14 18466026 m, 54650 m/sec, 81666456 t fired, .
[lola][.]
[lola][.] Time elapsed: 346 secs. Pages in use: 127
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 310/355 129/2000 CO4-PT-17-LTLCardinality-14 18748376 m, 56470 m/sec, 82918300 t fired, .
[lola][.]
[lola][.] Time elapsed: 351 secs. Pages in use: 129
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 315/355 132/2000 CO4-PT-17-LTLCardinality-14 19071028 m, 64530 m/sec, 84263070 t fired, .
[lola][.]
[lola][.] Time elapsed: 356 secs. Pages in use: 132
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 320/355 134/2000 CO4-PT-17-LTLCardinality-14 19361567 m, 58107 m/sec, 85621763 t fired, .
[lola][.]
[lola][.] Time elapsed: 361 secs. Pages in use: 134
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 325/355 135/2000 CO4-PT-17-LTLCardinality-14 19626118 m, 52910 m/sec, 86893815 t fired, .
[lola][.]
[lola][.] Time elapsed: 366 secs. Pages in use: 135
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 330/355 137/2000 CO4-PT-17-LTLCardinality-14 19900982 m, 54972 m/sec, 88130100 t fired, .
[lola][.]
[lola][.] Time elapsed: 371 secs. Pages in use: 137
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 335/355 139/2000 CO4-PT-17-LTLCardinality-14 20198492 m, 59502 m/sec, 89499653 t fired, .
[lola][.]
[lola][.] Time elapsed: 376 secs. Pages in use: 139
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 340/355 141/2000 CO4-PT-17-LTLCardinality-14 20472138 m, 54729 m/sec, 90811553 t fired, .
[lola][.]
[lola][.] Time elapsed: 381 secs. Pages in use: 141
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 345/355 143/2000 CO4-PT-17-LTLCardinality-14 20738320 m, 53236 m/sec, 92160066 t fired, .
[lola][.]
[lola][.] Time elapsed: 386 secs. Pages in use: 143
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 350/355 145/2000 CO4-PT-17-LTLCardinality-14 20955442 m, 43424 m/sec, 93369732 t fired, .
[lola][.]
[lola][.] Time elapsed: 391 secs. Pages in use: 145
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 355/355 146/2000 CO4-PT-17-LTLCardinality-14 21139282 m, 36768 m/sec, 94638875 t fired, .
[lola][.]
[lola][.] Time elapsed: 396 secs. Pages in use: 146
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 47 (type EXCL) for CO4-PT-17-LTLCardinality-14 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ 0 2 0 0 3 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 401 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 38 (type EXCL) for 33 CO4-PT-17-LTLCardinality-11
[lola][I] time limit : 355 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 47 (type EXCL) for 46 CO4-PT-17-LTLCardinality-14
[lola][I] time limit : 3199 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 38 (type EXCL) for CO4-PT-17-LTLCardinality-11
[lola][I] result : false
[lola][I] markings : 84
[lola][I] fired transitions : 90
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 47 LTL EXCL 5/399 3/5 CO4-PT-17-LTLCardinality-14 395893 m, -4148677 m/sec, 1693774 t fired, .
[lola][.]
[lola][.] Time elapsed: 406 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] CANCELED task # 47 (type EXCL) for CO4-PT-17-LTLCardinality-14 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 411 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 19 (type EXCL) for 18 CO4-PT-17-LTLCardinality-06
[lola][I] time limit : 455 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 19 (type EXCL) for CO4-PT-17-LTLCardinality-06
[lola][I] result : false
[lola][I] markings : 39
[lola][I] fired transitions : 39
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-17-LTLCardinality-05
[lola][I] time limit : 531 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 16 (type EXCL) for CO4-PT-17-LTLCardinality-05
[lola][I] result : false
[lola][I] markings : 39
[lola][I] fired transitions : 39
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 13 (type EXCL) for 12 CO4-PT-17-LTLCardinality-04
[lola][I] time limit : 637 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for CO4-PT-17-LTLCardinality-04
[lola][I] result : false
[lola][I] markings : 39
[lola][I] fired transitions : 39
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-17-LTLCardinality-03
[lola][I] time limit : 797 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 10 (type EXCL) for CO4-PT-17-LTLCardinality-03
[lola][I] result : false
[lola][I] markings : 39
[lola][I] fired transitions : 39
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-17-LTLCardinality-01
[lola][I] time limit : 1063 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 4 (type EXCL) for CO4-PT-17-LTLCardinality-01
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-17-LTLCardinality-00
[lola][I] time limit : 1594 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 5/1594 3/2000 CO4-PT-17-LTLCardinality-00 392497 m, 78499 m/sec, 1678442 t fired, .
[lola][.]
[lola][.] Time elapsed: 416 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 10/1594 6/2000 CO4-PT-17-LTLCardinality-00 768495 m, 75199 m/sec, 3423313 t fired, .
[lola][.]
[lola][.] Time elapsed: 421 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 15/1594 9/2000 CO4-PT-17-LTLCardinality-00 1214144 m, 89129 m/sec, 5089762 t fired, .
[lola][.]
[lola][.] Time elapsed: 426 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 20/1594 12/2000 CO4-PT-17-LTLCardinality-00 1662921 m, 89755 m/sec, 6699956 t fired, .
[lola][.]
[lola][.] Time elapsed: 431 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 25/1594 15/2000 CO4-PT-17-LTLCardinality-00 2069568 m, 81329 m/sec, 8365564 t fired, .
[lola][.]
[lola][.] Time elapsed: 436 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 30/1594 18/2000 CO4-PT-17-LTLCardinality-00 2445425 m, 75171 m/sec, 9927423 t fired, .
[lola][.]
[lola][.] Time elapsed: 441 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 35/1594 20/2000 CO4-PT-17-LTLCardinality-00 2798322 m, 70579 m/sec, 11398475 t fired, .
[lola][.]
[lola][.] Time elapsed: 446 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 40/1594 22/2000 CO4-PT-17-LTLCardinality-00 3104892 m, 61314 m/sec, 12856885 t fired, .
[lola][.]
[lola][.] Time elapsed: 451 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 45/1594 24/2000 CO4-PT-17-LTLCardinality-00 3439708 m, 66963 m/sec, 14469576 t fired, .
[lola][.]
[lola][.] Time elapsed: 456 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 50/1594 27/2000 CO4-PT-17-LTLCardinality-00 3797189 m, 71496 m/sec, 16162600 t fired, .
[lola][.]
[lola][.] Time elapsed: 461 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 55/1594 30/2000 CO4-PT-17-LTLCardinality-00 4147378 m, 70037 m/sec, 17429140 t fired, .
[lola][.]
[lola][.] Time elapsed: 466 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 60/1594 32/2000 CO4-PT-17-LTLCardinality-00 4481197 m, 66763 m/sec, 18835490 t fired, .
[lola][.]
[lola][.] Time elapsed: 471 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 65/1594 34/2000 CO4-PT-17-LTLCardinality-00 4765071 m, 56774 m/sec, 20118627 t fired, .
[lola][.]
[lola][.] Time elapsed: 476 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 70/1594 36/2000 CO4-PT-17-LTLCardinality-00 5022723 m, 51530 m/sec, 21439387 t fired, .
[lola][.]
[lola][.] Time elapsed: 481 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 75/1594 38/2000 CO4-PT-17-LTLCardinality-00 5327653 m, 60986 m/sec, 22828231 t fired, .
[lola][.]
[lola][.] Time elapsed: 486 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 80/1594 40/2000 CO4-PT-17-LTLCardinality-00 5580682 m, 50605 m/sec, 24029284 t fired, .
[lola][.]
[lola][.] Time elapsed: 491 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 85/1594 42/2000 CO4-PT-17-LTLCardinality-00 5866431 m, 57149 m/sec, 25437894 t fired, .
[lola][.]
[lola][.] Time elapsed: 496 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 90/1594 44/2000 CO4-PT-17-LTLCardinality-00 6143387 m, 55391 m/sec, 26701526 t fired, .
[lola][.]
[lola][.] Time elapsed: 501 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 95/1594 45/2000 CO4-PT-17-LTLCardinality-00 6392226 m, 49767 m/sec, 27976460 t fired, .
[lola][.]
[lola][.] Time elapsed: 506 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 100/1594 47/2000 CO4-PT-17-LTLCardinality-00 6694011 m, 60357 m/sec, 29343842 t fired, .
[lola][.]
[lola][.] Time elapsed: 511 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 105/1594 49/2000 CO4-PT-17-LTLCardinality-00 6944287 m, 50055 m/sec, 30532030 t fired, .
[lola][.]
[lola][.] Time elapsed: 516 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 110/1594 51/2000 CO4-PT-17-LTLCardinality-00 7221790 m, 55500 m/sec, 31918576 t fired, .
[lola][.]
[lola][.] Time elapsed: 521 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 115/1594 53/2000 CO4-PT-17-LTLCardinality-00 7496401 m, 54922 m/sec, 33161028 t fired, .
[lola][.]
[lola][.] Time elapsed: 526 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 120/1594 54/2000 CO4-PT-17-LTLCardinality-00 7738294 m, 48378 m/sec, 34386323 t fired, .
[lola][.]
[lola][.] Time elapsed: 531 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 125/1594 56/2000 CO4-PT-17-LTLCardinality-00 8029795 m, 58300 m/sec, 35718156 t fired, .
[lola][.]
[lola][.] Time elapsed: 536 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 130/1594 58/2000 CO4-PT-17-LTLCardinality-00 8280448 m, 50130 m/sec, 36897181 t fired, .
[lola][.]
[lola][.] Time elapsed: 541 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 135/1594 60/2000 CO4-PT-17-LTLCardinality-00 8536950 m, 51300 m/sec, 38223710 t fired, .
[lola][.]
[lola][.] Time elapsed: 546 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 140/1594 62/2000 CO4-PT-17-LTLCardinality-00 8823018 m, 57213 m/sec, 39496829 t fired, .
[lola][.]
[lola][.] Time elapsed: 551 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 145/1594 64/2000 CO4-PT-17-LTLCardinality-00 9052391 m, 45874 m/sec, 40633531 t fired, .
[lola][.]
[lola][.] Time elapsed: 556 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 150/1594 66/2000 CO4-PT-17-LTLCardinality-00 9358009 m, 61123 m/sec, 41909201 t fired, .
[lola][.]
[lola][.] Time elapsed: 561 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 155/1594 67/2000 CO4-PT-17-LTLCardinality-00 9647102 m, 57818 m/sec, 42976720 t fired, .
[lola][.]
[lola][.] Time elapsed: 566 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 160/1594 69/2000 CO4-PT-17-LTLCardinality-00 9948865 m, 60352 m/sec, 44187431 t fired, .
[lola][.]
[lola][.] Time elapsed: 571 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 165/1594 71/2000 CO4-PT-17-LTLCardinality-00 10254154 m, 61057 m/sec, 45272817 t fired, .
[lola][.]
[lola][.] Time elapsed: 576 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 170/1594 73/2000 CO4-PT-17-LTLCardinality-00 10531075 m, 55384 m/sec, 46417554 t fired, .
[lola][.]
[lola][.] Time elapsed: 581 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 175/1594 75/2000 CO4-PT-17-LTLCardinality-00 10813578 m, 56500 m/sec, 47648344 t fired, .
[lola][.]
[lola][.] Time elapsed: 586 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 180/1594 76/2000 CO4-PT-17-LTLCardinality-00 11042164 m, 45717 m/sec, 48726024 t fired, .
[lola][.]
[lola][.] Time elapsed: 591 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 185/1594 78/2000 CO4-PT-17-LTLCardinality-00 11297409 m, 51049 m/sec, 49973463 t fired, .
[lola][.]
[lola][.] Time elapsed: 596 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 190/1594 80/2000 CO4-PT-17-LTLCardinality-00 11601130 m, 60744 m/sec, 51040759 t fired, .
[lola][.]
[lola][.] Time elapsed: 601 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 195/1594 82/2000 CO4-PT-17-LTLCardinality-00 11860719 m, 51917 m/sec, 52096955 t fired, .
[lola][.]
[lola][.] Time elapsed: 606 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 200/1594 84/2000 CO4-PT-17-LTLCardinality-00 12136748 m, 55205 m/sec, 53280760 t fired, .
[lola][.]
[lola][.] Time elapsed: 611 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 205/1594 85/2000 CO4-PT-17-LTLCardinality-00 12364446 m, 45539 m/sec, 54357647 t fired, .
[lola][.]
[lola][.] Time elapsed: 616 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 210/1594 87/2000 CO4-PT-17-LTLCardinality-00 12591969 m, 45504 m/sec, 55549356 t fired, .
[lola][.]
[lola][.] Time elapsed: 621 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 215/1594 88/2000 CO4-PT-17-LTLCardinality-00 12853252 m, 52256 m/sec, 56686787 t fired, .
[lola][.]
[lola][.] Time elapsed: 626 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 220/1594 91/2000 CO4-PT-17-LTLCardinality-00 13178046 m, 64958 m/sec, 57937509 t fired, .
[lola][.]
[lola][.] Time elapsed: 631 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 225/1594 93/2000 CO4-PT-17-LTLCardinality-00 13534355 m, 71261 m/sec, 59439311 t fired, .
[lola][.]
[lola][.] Time elapsed: 636 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 230/1594 96/2000 CO4-PT-17-LTLCardinality-00 13880029 m, 69134 m/sec, 60994840 t fired, .
[lola][.]
[lola][.] Time elapsed: 641 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 235/1594 98/2000 CO4-PT-17-LTLCardinality-00 14180590 m, 60112 m/sec, 62435990 t fired, .
[lola][.]
[lola][.] Time elapsed: 646 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 240/1594 99/2000 CO4-PT-17-LTLCardinality-00 14450384 m, 53958 m/sec, 63619473 t fired, .
[lola][.]
[lola][.] Time elapsed: 651 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 245/1594 101/2000 CO4-PT-17-LTLCardinality-00 14651565 m, 40236 m/sec, 64538257 t fired, .
[lola][.]
[lola][.] Time elapsed: 656 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 250/1594 103/2000 CO4-PT-17-LTLCardinality-00 14951290 m, 59945 m/sec, 65919597 t fired, .
[lola][.]
[lola][.] Time elapsed: 661 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 255/1594 105/2000 CO4-PT-17-LTLCardinality-00 15302105 m, 70163 m/sec, 67382149 t fired, .
[lola][.]
[lola][.] Time elapsed: 666 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 260/1594 108/2000 CO4-PT-17-LTLCardinality-00 15608210 m, 61221 m/sec, 68814847 t fired, .
[lola][.]
[lola][.] Time elapsed: 671 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 265/1594 110/2000 CO4-PT-17-LTLCardinality-00 15944808 m, 67319 m/sec, 70236115 t fired, .
[lola][.]
[lola][.] Time elapsed: 676 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 270/1594 112/2000 CO4-PT-17-LTLCardinality-00 16202607 m, 51559 m/sec, 71466658 t fired, .
[lola][.]
[lola][.] Time elapsed: 681 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 275/1594 114/2000 CO4-PT-17-LTLCardinality-00 16486808 m, 56840 m/sec, 72751138 t fired, .
[lola][.]
[lola][.] Time elapsed: 686 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 280/1594 116/2000 CO4-PT-17-LTLCardinality-00 16788444 m, 60327 m/sec, 74085324 t fired, .
[lola][.]
[lola][.] Time elapsed: 691 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 285/1594 118/2000 CO4-PT-17-LTLCardinality-00 17115888 m, 65488 m/sec, 75551311 t fired, .
[lola][.]
[lola][.] Time elapsed: 696 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 290/1594 120/2000 CO4-PT-17-LTLCardinality-00 17417040 m, 60230 m/sec, 76852687 t fired, .
[lola][.]
[lola][.] Time elapsed: 701 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 295/1594 122/2000 CO4-PT-17-LTLCardinality-00 17747997 m, 66191 m/sec, 78216755 t fired, .
[lola][.]
[lola][.] Time elapsed: 706 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 300/1594 125/2000 CO4-PT-17-LTLCardinality-00 18064857 m, 63372 m/sec, 79677927 t fired, .
[lola][.]
[lola][.] Time elapsed: 711 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 305/1594 127/2000 CO4-PT-17-LTLCardinality-00 18329875 m, 53003 m/sec, 81015260 t fired, .
[lola][.]
[lola][.] Time elapsed: 716 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 310/1594 128/2000 CO4-PT-17-LTLCardinality-00 18603627 m, 54750 m/sec, 82288642 t fired, .
[lola][.]
[lola][.] Time elapsed: 721 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 315/1594 131/2000 CO4-PT-17-LTLCardinality-00 18909885 m, 61251 m/sec, 83601210 t fired, .
[lola][.]
[lola][.] Time elapsed: 726 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 320/1594 133/2000 CO4-PT-17-LTLCardinality-00 19223571 m, 62737 m/sec, 84942076 t fired, .
[lola][.]
[lola][.] Time elapsed: 731 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 325/1594 135/2000 CO4-PT-17-LTLCardinality-00 19490637 m, 53413 m/sec, 86247179 t fired, .
[lola][.]
[lola][.] Time elapsed: 736 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 330/1594 136/2000 CO4-PT-17-LTLCardinality-00 19749999 m, 51872 m/sec, 87471870 t fired, .
[lola][.]
[lola][.] Time elapsed: 741 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 335/1594 138/2000 CO4-PT-17-LTLCardinality-00 20018134 m, 53627 m/sec, 88729718 t fired, .
[lola][.]
[lola][.] Time elapsed: 746 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 340/1594 140/2000 CO4-PT-17-LTLCardinality-00 20308407 m, 58054 m/sec, 90027504 t fired, .
[lola][.]
[lola][.] Time elapsed: 751 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 345/1594 142/2000 CO4-PT-17-LTLCardinality-00 20603690 m, 59056 m/sec, 91430854 t fired, .
[lola][.]
[lola][.] Time elapsed: 756 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 350/1594 144/2000 CO4-PT-17-LTLCardinality-00 20824714 m, 44204 m/sec, 92644236 t fired, .
[lola][.]
[lola][.] Time elapsed: 761 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 355/1594 145/2000 CO4-PT-17-LTLCardinality-00 21022767 m, 39610 m/sec, 93874512 t fired, .
[lola][.]
[lola][.] Time elapsed: 766 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 360/1594 147/2000 CO4-PT-17-LTLCardinality-00 21219812 m, 39409 m/sec, 95150438 t fired, .
[lola][.]
[lola][.] Time elapsed: 771 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 365/1594 148/2000 CO4-PT-17-LTLCardinality-00 21455402 m, 47118 m/sec, 96591075 t fired, .
[lola][.]
[lola][.] Time elapsed: 776 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 370/1594 150/2000 CO4-PT-17-LTLCardinality-00 21677991 m, 44517 m/sec, 97806565 t fired, .
[lola][.]
[lola][.] Time elapsed: 781 secs. Pages in use: 150
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 375/1594 152/2000 CO4-PT-17-LTLCardinality-00 21930657 m, 50533 m/sec, 99160467 t fired, .
[lola][.]
[lola][.] Time elapsed: 786 secs. Pages in use: 152
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 380/1594 153/2000 CO4-PT-17-LTLCardinality-00 22166701 m, 47208 m/sec, 100379878 t fired, .
[lola][.]
[lola][.] Time elapsed: 791 secs. Pages in use: 153
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 385/1594 155/2000 CO4-PT-17-LTLCardinality-00 22461592 m, 58978 m/sec, 101598553 t fired, .
[lola][.]
[lola][.] Time elapsed: 796 secs. Pages in use: 155
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 390/1594 158/2000 CO4-PT-17-LTLCardinality-00 22792461 m, 66173 m/sec, 102985993 t fired, .
[lola][.]
[lola][.] Time elapsed: 801 secs. Pages in use: 158
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 395/1594 160/2000 CO4-PT-17-LTLCardinality-00 23084987 m, 58505 m/sec, 104260130 t fired, .
[lola][.]
[lola][.] Time elapsed: 806 secs. Pages in use: 160
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 400/1594 162/2000 CO4-PT-17-LTLCardinality-00 23379911 m, 58984 m/sec, 105552770 t fired, .
[lola][.]
[lola][.] Time elapsed: 811 secs. Pages in use: 162
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 405/1594 163/2000 CO4-PT-17-LTLCardinality-00 23616828 m, 47383 m/sec, 106768714 t fired, .
[lola][.]
[lola][.] Time elapsed: 816 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 410/1594 165/2000 CO4-PT-17-LTLCardinality-00 23892888 m, 55212 m/sec, 108045270 t fired, .
[lola][.]
[lola][.] Time elapsed: 821 secs. Pages in use: 165
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 415/1594 168/2000 CO4-PT-17-LTLCardinality-00 24219886 m, 65399 m/sec, 109262548 t fired, .
[lola][.]
[lola][.] Time elapsed: 826 secs. Pages in use: 168
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 420/1594 170/2000 CO4-PT-17-LTLCardinality-00 24498323 m, 55687 m/sec, 110512457 t fired, .
[lola][.]
[lola][.] Time elapsed: 831 secs. Pages in use: 170
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 425/1594 172/2000 CO4-PT-17-LTLCardinality-00 24789283 m, 58192 m/sec, 111764209 t fired, .
[lola][.]
[lola][.] Time elapsed: 836 secs. Pages in use: 172
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 430/1594 173/2000 CO4-PT-17-LTLCardinality-00 25022680 m, 46679 m/sec, 112961950 t fired, .
[lola][.]
[lola][.] Time elapsed: 841 secs. Pages in use: 173
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 435/1594 175/2000 CO4-PT-17-LTLCardinality-00 25257064 m, 46876 m/sec, 114158831 t fired, .
[lola][.]
[lola][.] Time elapsed: 846 secs. Pages in use: 175
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 440/1594 177/2000 CO4-PT-17-LTLCardinality-00 25503840 m, 49355 m/sec, 115323920 t fired, .
[lola][.]
[lola][.] Time elapsed: 851 secs. Pages in use: 177
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 445/1594 179/2000 CO4-PT-17-LTLCardinality-00 25781386 m, 55509 m/sec, 116469793 t fired, .
[lola][.]
[lola][.] Time elapsed: 856 secs. Pages in use: 179
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 450/1594 180/2000 CO4-PT-17-LTLCardinality-00 26050716 m, 53866 m/sec, 117662676 t fired, .
[lola][.]
[lola][.] Time elapsed: 861 secs. Pages in use: 180
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 455/1594 182/2000 CO4-PT-17-LTLCardinality-00 26277671 m, 45391 m/sec, 118770141 t fired, .
[lola][.]
[lola][.] Time elapsed: 866 secs. Pages in use: 182
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 460/1594 184/2000 CO4-PT-17-LTLCardinality-00 26537822 m, 52030 m/sec, 120099252 t fired, .
[lola][.]
[lola][.] Time elapsed: 871 secs. Pages in use: 184
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 465/1594 186/2000 CO4-PT-17-LTLCardinality-00 26781482 m, 48732 m/sec, 121437347 t fired, .
[lola][.]
[lola][.] Time elapsed: 876 secs. Pages in use: 186
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 470/1594 187/2000 CO4-PT-17-LTLCardinality-00 27022927 m, 48289 m/sec, 122565617 t fired, .
[lola][.]
[lola][.] Time elapsed: 881 secs. Pages in use: 187
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 475/1594 189/2000 CO4-PT-17-LTLCardinality-00 27264562 m, 48327 m/sec, 123723695 t fired, .
[lola][.]
[lola][.] Time elapsed: 886 secs. Pages in use: 189
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 480/1594 191/2000 CO4-PT-17-LTLCardinality-00 27507039 m, 48495 m/sec, 124843869 t fired, .
[lola][.]
[lola][.] Time elapsed: 891 secs. Pages in use: 191
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 485/1594 192/2000 CO4-PT-17-LTLCardinality-00 27766957 m, 51983 m/sec, 126068366 t fired, .
[lola][.]
[lola][.] Time elapsed: 896 secs. Pages in use: 192
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 490/1594 194/2000 CO4-PT-17-LTLCardinality-00 28016284 m, 49865 m/sec, 127339994 t fired, .
[lola][.]
[lola][.] Time elapsed: 901 secs. Pages in use: 194
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 495/1594 196/2000 CO4-PT-17-LTLCardinality-00 28289584 m, 54660 m/sec, 128647792 t fired, .
[lola][.]
[lola][.] Time elapsed: 906 secs. Pages in use: 196
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 500/1594 198/2000 CO4-PT-17-LTLCardinality-00 28538834 m, 49850 m/sec, 129853418 t fired, .
[lola][.]
[lola][.] Time elapsed: 911 secs. Pages in use: 198
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 505/1594 200/2000 CO4-PT-17-LTLCardinality-00 28797944 m, 51822 m/sec, 131039008 t fired, .
[lola][.]
[lola][.] Time elapsed: 916 secs. Pages in use: 200
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 510/1594 201/2000 CO4-PT-17-LTLCardinality-00 29027158 m, 45842 m/sec, 132278153 t fired, .
[lola][.]
[lola][.] Time elapsed: 921 secs. Pages in use: 201
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 515/1594 203/2000 CO4-PT-17-LTLCardinality-00 29256857 m, 45939 m/sec, 133480090 t fired, .
[lola][.]
[lola][.] Time elapsed: 926 secs. Pages in use: 203
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 520/1594 204/2000 CO4-PT-17-LTLCardinality-00 29479797 m, 44588 m/sec, 134653027 t fired, .
[lola][.]
[lola][.] Time elapsed: 931 secs. Pages in use: 204
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 525/1594 206/2000 CO4-PT-17-LTLCardinality-00 29739799 m, 52000 m/sec, 135823468 t fired, .
[lola][.]
[lola][.] Time elapsed: 936 secs. Pages in use: 206
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 530/1594 208/2000 CO4-PT-17-LTLCardinality-00 29967981 m, 45636 m/sec, 136949472 t fired, .
[lola][.]
[lola][.] Time elapsed: 941 secs. Pages in use: 208
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 535/1594 209/2000 CO4-PT-17-LTLCardinality-00 30196648 m, 45733 m/sec, 138112430 t fired, .
[lola][.]
[lola][.] Time elapsed: 946 secs. Pages in use: 209
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 540/1594 211/2000 CO4-PT-17-LTLCardinality-00 30434031 m, 47476 m/sec, 139289029 t fired, .
[lola][.]
[lola][.] Time elapsed: 951 secs. Pages in use: 211
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 545/1594 213/2000 CO4-PT-17-LTLCardinality-00 30676322 m, 48458 m/sec, 140507641 t fired, .
[lola][.]
[lola][.] Time elapsed: 956 secs. Pages in use: 213
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 550/1594 215/2000 CO4-PT-17-LTLCardinality-00 30954317 m, 55599 m/sec, 141614912 t fired, .
[lola][.]
[lola][.] Time elapsed: 961 secs. Pages in use: 215
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 555/1594 216/2000 CO4-PT-17-LTLCardinality-00 31189258 m, 46988 m/sec, 142755145 t fired, .
[lola][.]
[lola][.] Time elapsed: 966 secs. Pages in use: 216
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 560/1594 218/2000 CO4-PT-17-LTLCardinality-00 31421598 m, 46468 m/sec, 143927704 t fired, .
[lola][.]
[lola][.] Time elapsed: 971 secs. Pages in use: 218
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 565/1594 219/2000 CO4-PT-17-LTLCardinality-00 31624398 m, 40560 m/sec, 144862985 t fired, .
[lola][.]
[lola][.] Time elapsed: 976 secs. Pages in use: 219
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 570/1594 221/2000 CO4-PT-17-LTLCardinality-00 31849040 m, 44928 m/sec, 145975758 t fired, .
[lola][.]
[lola][.] Time elapsed: 981 secs. Pages in use: 221
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 575/1594 223/2000 CO4-PT-17-LTLCardinality-00 32088147 m, 47821 m/sec, 147178395 t fired, .
[lola][.]
[lola][.] Time elapsed: 986 secs. Pages in use: 223
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 580/1594 224/2000 CO4-PT-17-LTLCardinality-00 32342139 m, 50798 m/sec, 148422262 t fired, .
[lola][.]
[lola][.] Time elapsed: 991 secs. Pages in use: 224
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 585/1594 226/2000 CO4-PT-17-LTLCardinality-00 32600058 m, 51583 m/sec, 149565479 t fired, .
[lola][.]
[lola][.] Time elapsed: 996 secs. Pages in use: 226
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 590/1594 228/2000 CO4-PT-17-LTLCardinality-00 32862481 m, 52484 m/sec, 150768516 t fired, .
[lola][.]
[lola][.] Time elapsed: 1001 secs. Pages in use: 228
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 595/1594 230/2000 CO4-PT-17-LTLCardinality-00 33115316 m, 50567 m/sec, 151860236 t fired, .
[lola][.]
[lola][.] Time elapsed: 1006 secs. Pages in use: 230
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 600/1594 231/2000 CO4-PT-17-LTLCardinality-00 33327515 m, 42439 m/sec, 152913567 t fired, .
[lola][.]
[lola][.] Time elapsed: 1011 secs. Pages in use: 231
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 605/1594 233/2000 CO4-PT-17-LTLCardinality-00 33562151 m, 46927 m/sec, 154145006 t fired, .
[lola][.]
[lola][.] Time elapsed: 1016 secs. Pages in use: 233
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 610/1594 234/2000 CO4-PT-17-LTLCardinality-00 33796527 m, 46875 m/sec, 155273805 t fired, .
[lola][.]
[lola][.] Time elapsed: 1021 secs. Pages in use: 234
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 615/1594 236/2000 CO4-PT-17-LTLCardinality-00 33996972 m, 40089 m/sec, 156346389 t fired, .
[lola][.]
[lola][.] Time elapsed: 1026 secs. Pages in use: 236
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 620/1594 238/2000 CO4-PT-17-LTLCardinality-00 34240849 m, 48775 m/sec, 157591302 t fired, .
[lola][.]
[lola][.] Time elapsed: 1031 secs. Pages in use: 238
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 625/1594 239/2000 CO4-PT-17-LTLCardinality-00 34471870 m, 46204 m/sec, 158829178 t fired, .
[lola][.]
[lola][.] Time elapsed: 1036 secs. Pages in use: 239
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 630/1594 241/2000 CO4-PT-17-LTLCardinality-00 34674924 m, 40610 m/sec, 159977796 t fired, .
[lola][.]
[lola][.] Time elapsed: 1041 secs. Pages in use: 241
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 635/1594 242/2000 CO4-PT-17-LTLCardinality-00 34889197 m, 42854 m/sec, 161201003 t fired, .
[lola][.]
[lola][.] Time elapsed: 1046 secs. Pages in use: 242
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 640/1594 244/2000 CO4-PT-17-LTLCardinality-00 35120230 m, 46206 m/sec, 162507763 t fired, .
[lola][.]
[lola][.] Time elapsed: 1051 secs. Pages in use: 244
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 645/1594 245/2000 CO4-PT-17-LTLCardinality-00 35357295 m, 47413 m/sec, 163729005 t fired, .
[lola][.]
[lola][.] Time elapsed: 1056 secs. Pages in use: 245
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 650/1594 247/2000 CO4-PT-17-LTLCardinality-00 35608746 m, 50290 m/sec, 165086826 t fired, .
[lola][.]
[lola][.] Time elapsed: 1061 secs. Pages in use: 247
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 655/1594 249/2000 CO4-PT-17-LTLCardinality-00 35813348 m, 40920 m/sec, 166289070 t fired, .
[lola][.]
[lola][.] Time elapsed: 1066 secs. Pages in use: 249
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 660/1594 250/2000 CO4-PT-17-LTLCardinality-00 36058124 m, 48955 m/sec, 167624545 t fired, .
[lola][.]
[lola][.] Time elapsed: 1071 secs. Pages in use: 250
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 665/1594 252/2000 CO4-PT-17-LTLCardinality-00 36297513 m, 47877 m/sec, 168888801 t fired, .
[lola][.]
[lola][.] Time elapsed: 1076 secs. Pages in use: 252
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 670/1594 253/2000 CO4-PT-17-LTLCardinality-00 36521117 m, 44720 m/sec, 170063452 t fired, .
[lola][.]
[lola][.] Time elapsed: 1081 secs. Pages in use: 253
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 675/1594 255/2000 CO4-PT-17-LTLCardinality-00 36743787 m, 44534 m/sec, 171188108 t fired, .
[lola][.]
[lola][.] Time elapsed: 1086 secs. Pages in use: 255
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 680/1594 257/2000 CO4-PT-17-LTLCardinality-00 36971693 m, 45581 m/sec, 172339820 t fired, .
[lola][.]
[lola][.] Time elapsed: 1091 secs. Pages in use: 257
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 685/1594 258/2000 CO4-PT-17-LTLCardinality-00 37193236 m, 44308 m/sec, 173479882 t fired, .
[lola][.]
[lola][.] Time elapsed: 1096 secs. Pages in use: 258
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 690/1594 259/2000 CO4-PT-17-LTLCardinality-00 37355070 m, 32366 m/sec, 174375688 t fired, .
[lola][.]
[lola][.] Time elapsed: 1101 secs. Pages in use: 259
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 695/1594 260/2000 CO4-PT-17-LTLCardinality-00 37517100 m, 32406 m/sec, 175293364 t fired, .
[lola][.]
[lola][.] Time elapsed: 1106 secs. Pages in use: 260
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 700/1594 261/2000 CO4-PT-17-LTLCardinality-00 37668220 m, 30224 m/sec, 176235971 t fired, .
[lola][.]
[lola][.] Time elapsed: 1111 secs. Pages in use: 261
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 705/1594 263/2000 CO4-PT-17-LTLCardinality-00 37850962 m, 36548 m/sec, 177195643 t fired, .
[lola][.]
[lola][.] Time elapsed: 1116 secs. Pages in use: 263
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 710/1594 264/2000 CO4-PT-17-LTLCardinality-00 38048759 m, 39559 m/sec, 178113442 t fired, .
[lola][.]
[lola][.] Time elapsed: 1121 secs. Pages in use: 264
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 715/1594 265/2000 CO4-PT-17-LTLCardinality-00 38203185 m, 30885 m/sec, 179059526 t fired, .
[lola][.]
[lola][.] Time elapsed: 1126 secs. Pages in use: 265
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 720/1594 266/2000 CO4-PT-17-LTLCardinality-00 38362369 m, 31836 m/sec, 180010479 t fired, .
[lola][.]
[lola][.] Time elapsed: 1131 secs. Pages in use: 266
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 725/1594 268/2000 CO4-PT-17-LTLCardinality-00 38542631 m, 36052 m/sec, 180911761 t fired, .
[lola][.]
[lola][.] Time elapsed: 1136 secs. Pages in use: 268
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 730/1594 269/2000 CO4-PT-17-LTLCardinality-00 38735181 m, 38510 m/sec, 181794302 t fired, .
[lola][.]
[lola][.] Time elapsed: 1141 secs. Pages in use: 269
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 735/1594 270/2000 CO4-PT-17-LTLCardinality-00 38880858 m, 29135 m/sec, 182688067 t fired, .
[lola][.]
[lola][.] Time elapsed: 1146 secs. Pages in use: 270
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 740/1594 271/2000 CO4-PT-17-LTLCardinality-00 39035284 m, 30885 m/sec, 183600763 t fired, .
[lola][.]
[lola][.] Time elapsed: 1151 secs. Pages in use: 271
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 745/1594 272/2000 CO4-PT-17-LTLCardinality-00 39196362 m, 32215 m/sec, 184562597 t fired, .
[lola][.]
[lola][.] Time elapsed: 1156 secs. Pages in use: 272
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 750/1594 274/2000 CO4-PT-17-LTLCardinality-00 39452868 m, 51301 m/sec, 185957977 t fired, .
[lola][.]
[lola][.] Time elapsed: 1161 secs. Pages in use: 274
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 755/1594 275/2000 CO4-PT-17-LTLCardinality-00 39680941 m, 45614 m/sec, 187262063 t fired, .
[lola][.]
[lola][.] Time elapsed: 1166 secs. Pages in use: 275
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 760/1594 277/2000 CO4-PT-17-LTLCardinality-00 39899432 m, 43698 m/sec, 188437723 t fired, .
[lola][.]
[lola][.] Time elapsed: 1171 secs. Pages in use: 277
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 765/1594 278/2000 CO4-PT-17-LTLCardinality-00 40098043 m, 39722 m/sec, 189641050 t fired, .
[lola][.]
[lola][.] Time elapsed: 1176 secs. Pages in use: 278
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 770/1594 280/2000 CO4-PT-17-LTLCardinality-00 40266462 m, 33683 m/sec, 190543524 t fired, .
[lola][.]
[lola][.] Time elapsed: 1181 secs. Pages in use: 280
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 775/1594 281/2000 CO4-PT-17-LTLCardinality-00 40435669 m, 33841 m/sec, 191542345 t fired, .
[lola][.]
[lola][.] Time elapsed: 1186 secs. Pages in use: 281
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 780/1594 282/2000 CO4-PT-17-LTLCardinality-00 40607167 m, 34299 m/sec, 192413831 t fired, .
[lola][.]
[lola][.] Time elapsed: 1191 secs. Pages in use: 282
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 785/1594 283/2000 CO4-PT-17-LTLCardinality-00 40760170 m, 30600 m/sec, 193328742 t fired, .
[lola][.]
[lola][.] Time elapsed: 1196 secs. Pages in use: 283
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 790/1594 284/2000 CO4-PT-17-LTLCardinality-00 40936555 m, 35277 m/sec, 194307995 t fired, .
[lola][.]
[lola][.] Time elapsed: 1201 secs. Pages in use: 284
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 795/1594 285/2000 CO4-PT-17-LTLCardinality-00 41100734 m, 32835 m/sec, 195170321 t fired, .
[lola][.]
[lola][.] Time elapsed: 1206 secs. Pages in use: 285
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 800/1594 286/2000 CO4-PT-17-LTLCardinality-00 41257422 m, 31337 m/sec, 196098762 t fired, .
[lola][.]
[lola][.] Time elapsed: 1211 secs. Pages in use: 286
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 805/1594 288/2000 CO4-PT-17-LTLCardinality-00 41424192 m, 33354 m/sec, 197002840 t fired, .
[lola][.]
[lola][.] Time elapsed: 1216 secs. Pages in use: 288
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 810/1594 289/2000 CO4-PT-17-LTLCardinality-00 41572025 m, 29566 m/sec, 197742315 t fired, .
[lola][.]
[lola][.] Time elapsed: 1221 secs. Pages in use: 289
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 815/1594 290/2000 CO4-PT-17-LTLCardinality-00 41727988 m, 31192 m/sec, 198597043 t fired, .
[lola][.]
[lola][.] Time elapsed: 1226 secs. Pages in use: 290
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 820/1594 291/2000 CO4-PT-17-LTLCardinality-00 41881176 m, 30637 m/sec, 199472274 t fired, .
[lola][.]
[lola][.] Time elapsed: 1231 secs. Pages in use: 291
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 825/1594 292/2000 CO4-PT-17-LTLCardinality-00 42054509 m, 34666 m/sec, 200481161 t fired, .
[lola][.]
[lola][.] Time elapsed: 1236 secs. Pages in use: 292
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 830/1594 293/2000 CO4-PT-17-LTLCardinality-00 42215711 m, 32240 m/sec, 201339941 t fired, .
[lola][.]
[lola][.] Time elapsed: 1241 secs. Pages in use: 293
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 835/1594 294/2000 CO4-PT-17-LTLCardinality-00 42375483 m, 31954 m/sec, 202250632 t fired, .
[lola][.]
[lola][.] Time elapsed: 1246 secs. Pages in use: 294
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 840/1594 295/2000 CO4-PT-17-LTLCardinality-00 42555409 m, 35985 m/sec, 203255612 t fired, .
[lola][.]
[lola][.] Time elapsed: 1251 secs. Pages in use: 295
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 845/1594 297/2000 CO4-PT-17-LTLCardinality-00 42715871 m, 32092 m/sec, 204121492 t fired, .
[lola][.]
[lola][.] Time elapsed: 1256 secs. Pages in use: 297
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 850/1594 298/2000 CO4-PT-17-LTLCardinality-00 42888100 m, 34445 m/sec, 205051522 t fired, .
[lola][.]
[lola][.] Time elapsed: 1261 secs. Pages in use: 298
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 855/1594 299/2000 CO4-PT-17-LTLCardinality-00 43060497 m, 34479 m/sec, 206002964 t fired, .
[lola][.]
[lola][.] Time elapsed: 1266 secs. Pages in use: 299
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 860/1594 300/2000 CO4-PT-17-LTLCardinality-00 43217881 m, 31476 m/sec, 206851603 t fired, .
[lola][.]
[lola][.] Time elapsed: 1271 secs. Pages in use: 300
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 865/1594 301/2000 CO4-PT-17-LTLCardinality-00 43361848 m, 28793 m/sec, 207811128 t fired, .
[lola][.]
[lola][.] Time elapsed: 1276 secs. Pages in use: 301
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 870/1594 302/2000 CO4-PT-17-LTLCardinality-00 43508035 m, 29237 m/sec, 208818550 t fired, .
[lola][.]
[lola][.] Time elapsed: 1281 secs. Pages in use: 302
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 875/1594 304/2000 CO4-PT-17-LTLCardinality-00 43727368 m, 43866 m/sec, 210005915 t fired, .
[lola][.]
[lola][.] Time elapsed: 1286 secs. Pages in use: 304
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 880/1594 305/2000 CO4-PT-17-LTLCardinality-00 43925099 m, 39546 m/sec, 211089562 t fired, .
[lola][.]
[lola][.] Time elapsed: 1291 secs. Pages in use: 305
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 885/1594 307/2000 CO4-PT-17-LTLCardinality-00 44183960 m, 51772 m/sec, 212451176 t fired, .
[lola][.]
[lola][.] Time elapsed: 1296 secs. Pages in use: 307
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 890/1594 308/2000 CO4-PT-17-LTLCardinality-00 44401660 m, 43540 m/sec, 213670720 t fired, .
[lola][.]
[lola][.] Time elapsed: 1301 secs. Pages in use: 308
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 895/1594 310/2000 CO4-PT-17-LTLCardinality-00 44609025 m, 41473 m/sec, 214840250 t fired, .
[lola][.]
[lola][.] Time elapsed: 1306 secs. Pages in use: 310
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 900/1594 312/2000 CO4-PT-17-LTLCardinality-00 44850684 m, 48331 m/sec, 216172384 t fired, .
[lola][.]
[lola][.] Time elapsed: 1311 secs. Pages in use: 312
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 905/1594 313/2000 CO4-PT-17-LTLCardinality-00 45100794 m, 50022 m/sec, 217543553 t fired, .
[lola][.]
[lola][.] Time elapsed: 1316 secs. Pages in use: 313
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 910/1594 315/2000 CO4-PT-17-LTLCardinality-00 45363965 m, 52634 m/sec, 218975464 t fired, .
[lola][.]
[lola][.] Time elapsed: 1321 secs. Pages in use: 315
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 915/1594 317/2000 CO4-PT-17-LTLCardinality-00 45617057 m, 50618 m/sec, 220377153 t fired, .
[lola][.]
[lola][.] Time elapsed: 1326 secs. Pages in use: 317
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 920/1594 318/2000 CO4-PT-17-LTLCardinality-00 45834333 m, 43455 m/sec, 221664495 t fired, .
[lola][.]
[lola][.] Time elapsed: 1331 secs. Pages in use: 318
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 925/1594 320/2000 CO4-PT-17-LTLCardinality-00 46034489 m, 40031 m/sec, 222789744 t fired, .
[lola][.]
[lola][.] Time elapsed: 1336 secs. Pages in use: 320
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 930/1594 321/2000 CO4-PT-17-LTLCardinality-00 46249889 m, 43080 m/sec, 223991872 t fired, .
[lola][.]
[lola][.] Time elapsed: 1341 secs. Pages in use: 321
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 935/1594 323/2000 CO4-PT-17-LTLCardinality-00 46496506 m, 49323 m/sec, 225517885 t fired, .
[lola][.]
[lola][.] Time elapsed: 1346 secs. Pages in use: 323
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 940/1594 325/2000 CO4-PT-17-LTLCardinality-00 46710356 m, 42770 m/sec, 226778850 t fired, .
[lola][.]
[lola][.] Time elapsed: 1351 secs. Pages in use: 325
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 945/1594 326/2000 CO4-PT-17-LTLCardinality-00 46950259 m, 47980 m/sec, 228173464 t fired, .
[lola][.]
[lola][.] Time elapsed: 1356 secs. Pages in use: 326
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 950/1594 328/2000 CO4-PT-17-LTLCardinality-00 47179115 m, 45771 m/sec, 229516983 t fired, .
[lola][.]
[lola][.] Time elapsed: 1361 secs. Pages in use: 328
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 955/1594 329/2000 CO4-PT-17-LTLCardinality-00 47400700 m, 44317 m/sec, 230891795 t fired, .
[lola][.]
[lola][.] Time elapsed: 1366 secs. Pages in use: 329
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 960/1594 331/2000 CO4-PT-17-LTLCardinality-00 47623843 m, 44628 m/sec, 232295988 t fired, .
[lola][.]
[lola][.] Time elapsed: 1371 secs. Pages in use: 331
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 965/1594 333/2000 CO4-PT-17-LTLCardinality-00 47847776 m, 44786 m/sec, 233520903 t fired, .
[lola][.]
[lola][.] Time elapsed: 1376 secs. Pages in use: 333
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 970/1594 334/2000 CO4-PT-17-LTLCardinality-00 48094360 m, 49316 m/sec, 234880720 t fired, .
[lola][.]
[lola][.] Time elapsed: 1381 secs. Pages in use: 334
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 975/1594 336/2000 CO4-PT-17-LTLCardinality-00 48315432 m, 44214 m/sec, 236223747 t fired, .
[lola][.]
[lola][.] Time elapsed: 1386 secs. Pages in use: 336
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 980/1594 337/2000 CO4-PT-17-LTLCardinality-00 48483014 m, 33516 m/sec, 237562707 t fired, .
[lola][.]
[lola][.] Time elapsed: 1391 secs. Pages in use: 337
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 985/1594 339/2000 CO4-PT-17-LTLCardinality-00 48764537 m, 56304 m/sec, 239023468 t fired, .
[lola][.]
[lola][.] Time elapsed: 1396 secs. Pages in use: 339
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 990/1594 341/2000 CO4-PT-17-LTLCardinality-00 49036843 m, 54461 m/sec, 240523781 t fired, .
[lola][.]
[lola][.] Time elapsed: 1401 secs. Pages in use: 341
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 995/1594 343/2000 CO4-PT-17-LTLCardinality-00 49305459 m, 53723 m/sec, 242094987 t fired, .
[lola][.]
[lola][.] Time elapsed: 1406 secs. Pages in use: 343
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1000/1594 345/2000 CO4-PT-17-LTLCardinality-00 49589932 m, 56894 m/sec, 243661683 t fired, .
[lola][.]
[lola][.] Time elapsed: 1411 secs. Pages in use: 345
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1005/1594 346/2000 CO4-PT-17-LTLCardinality-00 49830389 m, 48091 m/sec, 245018872 t fired, .
[lola][.]
[lola][.] Time elapsed: 1416 secs. Pages in use: 346
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1010/1594 348/2000 CO4-PT-17-LTLCardinality-00 50069266 m, 47775 m/sec, 246356702 t fired, .
[lola][.]
[lola][.] Time elapsed: 1421 secs. Pages in use: 348
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1015/1594 350/2000 CO4-PT-17-LTLCardinality-00 50311341 m, 48415 m/sec, 247692585 t fired, .
[lola][.]
[lola][.] Time elapsed: 1426 secs. Pages in use: 350
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1020/1594 352/2000 CO4-PT-17-LTLCardinality-00 50561020 m, 49935 m/sec, 249042723 t fired, .
[lola][.]
[lola][.] Time elapsed: 1431 secs. Pages in use: 352
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1025/1594 353/2000 CO4-PT-17-LTLCardinality-00 50808158 m, 49427 m/sec, 250469850 t fired, .
[lola][.]
[lola][.] Time elapsed: 1436 secs. Pages in use: 353
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1030/1594 355/2000 CO4-PT-17-LTLCardinality-00 51067788 m, 51926 m/sec, 251914120 t fired, .
[lola][.]
[lola][.] Time elapsed: 1441 secs. Pages in use: 355
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1035/1594 357/2000 CO4-PT-17-LTLCardinality-00 51339485 m, 54339 m/sec, 253387200 t fired, .
[lola][.]
[lola][.] Time elapsed: 1446 secs. Pages in use: 357
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1040/1594 359/2000 CO4-PT-17-LTLCardinality-00 51615766 m, 55256 m/sec, 254984715 t fired, .
[lola][.]
[lola][.] Time elapsed: 1451 secs. Pages in use: 359
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1045/1594 361/2000 CO4-PT-17-LTLCardinality-00 51910148 m, 58876 m/sec, 256588686 t fired, .
[lola][.]
[lola][.] Time elapsed: 1456 secs. Pages in use: 361
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1050/1594 363/2000 CO4-PT-17-LTLCardinality-00 52196753 m, 57321 m/sec, 258151020 t fired, .
[lola][.]
[lola][.] Time elapsed: 1461 secs. Pages in use: 363
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1055/1594 364/2000 CO4-PT-17-LTLCardinality-00 52387123 m, 38074 m/sec, 259011808 t fired, .
[lola][.]
[lola][.] Time elapsed: 1466 secs. Pages in use: 364
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1060/1594 365/2000 CO4-PT-17-LTLCardinality-00 52561244 m, 34824 m/sec, 259787242 t fired, .
[lola][.]
[lola][.] Time elapsed: 1471 secs. Pages in use: 365
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1065/1594 366/2000 CO4-PT-17-LTLCardinality-00 52702303 m, 28211 m/sec, 260463721 t fired, .
[lola][.]
[lola][.] Time elapsed: 1476 secs. Pages in use: 366
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1070/1594 367/2000 CO4-PT-17-LTLCardinality-00 52850899 m, 29719 m/sec, 261234818 t fired, .
[lola][.]
[lola][.] Time elapsed: 1481 secs. Pages in use: 367
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1075/1594 369/2000 CO4-PT-17-LTLCardinality-00 53059871 m, 41794 m/sec, 262213552 t fired, .
[lola][.]
[lola][.] Time elapsed: 1486 secs. Pages in use: 369
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1080/1594 370/2000 CO4-PT-17-LTLCardinality-00 53309141 m, 49854 m/sec, 263319445 t fired, .
[lola][.]
[lola][.] Time elapsed: 1491 secs. Pages in use: 370
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1085/1594 372/2000 CO4-PT-17-LTLCardinality-00 53511305 m, 40432 m/sec, 264307034 t fired, .
[lola][.]
[lola][.] Time elapsed: 1496 secs. Pages in use: 372
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1090/1594 374/2000 CO4-PT-17-LTLCardinality-00 53761351 m, 50009 m/sec, 265555798 t fired, .
[lola][.]
[lola][.] Time elapsed: 1501 secs. Pages in use: 374
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1095/1594 375/2000 CO4-PT-17-LTLCardinality-00 54013800 m, 50489 m/sec, 266811707 t fired, .
[lola][.]
[lola][.] Time elapsed: 1506 secs. Pages in use: 375
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1100/1594 377/2000 CO4-PT-17-LTLCardinality-00 54267590 m, 50758 m/sec, 267935092 t fired, .
[lola][.]
[lola][.] Time elapsed: 1511 secs. Pages in use: 377
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1105/1594 379/2000 CO4-PT-17-LTLCardinality-00 54566964 m, 59874 m/sec, 269318236 t fired, .
[lola][.]
[lola][.] Time elapsed: 1516 secs. Pages in use: 379
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1110/1594 381/2000 CO4-PT-17-LTLCardinality-00 54842229 m, 55053 m/sec, 270722343 t fired, .
[lola][.]
[lola][.] Time elapsed: 1521 secs. Pages in use: 381
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1115/1594 383/2000 CO4-PT-17-LTLCardinality-00 55135871 m, 58728 m/sec, 272170293 t fired, .
[lola][.]
[lola][.] Time elapsed: 1526 secs. Pages in use: 383
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1120/1594 385/2000 CO4-PT-17-LTLCardinality-00 55390138 m, 50853 m/sec, 273495251 t fired, .
[lola][.]
[lola][.] Time elapsed: 1531 secs. Pages in use: 385
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1125/1594 387/2000 CO4-PT-17-LTLCardinality-00 55634870 m, 48946 m/sec, 274754920 t fired, .
[lola][.]
[lola][.] Time elapsed: 1536 secs. Pages in use: 387
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1130/1594 388/2000 CO4-PT-17-LTLCardinality-00 55856172 m, 44260 m/sec, 275956841 t fired, .
[lola][.]
[lola][.] Time elapsed: 1541 secs. Pages in use: 388
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1135/1594 390/2000 CO4-PT-17-LTLCardinality-00 56114953 m, 51756 m/sec, 277468670 t fired, .
[lola][.]
[lola][.] Time elapsed: 1546 secs. Pages in use: 390
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1140/1594 392/2000 CO4-PT-17-LTLCardinality-00 56384227 m, 53854 m/sec, 279041588 t fired, .
[lola][.]
[lola][.] Time elapsed: 1551 secs. Pages in use: 392
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1145/1594 394/2000 CO4-PT-17-LTLCardinality-00 56644431 m, 52040 m/sec, 280697783 t fired, .
[lola][.]
[lola][.] Time elapsed: 1556 secs. Pages in use: 394
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1151/1594 395/2000 CO4-PT-17-LTLCardinality-00 56866165 m, 44346 m/sec, 281756307 t fired, .
[lola][.]
[lola][.] Time elapsed: 1562 secs. Pages in use: 395
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1156/1594 397/2000 CO4-PT-17-LTLCardinality-00 57130050 m, 52777 m/sec, 282996997 t fired, .
[lola][.]
[lola][.] Time elapsed: 1567 secs. Pages in use: 397
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1161/1594 399/2000 CO4-PT-17-LTLCardinality-00 57431446 m, 60279 m/sec, 284495778 t fired, .
[lola][.]
[lola][.] Time elapsed: 1572 secs. Pages in use: 399
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1166/1594 401/2000 CO4-PT-17-LTLCardinality-00 57688114 m, 51333 m/sec, 285960879 t fired, .
[lola][.]
[lola][.] Time elapsed: 1577 secs. Pages in use: 401
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1171/1594 403/2000 CO4-PT-17-LTLCardinality-00 57929777 m, 48332 m/sec, 287347399 t fired, .
[lola][.]
[lola][.] Time elapsed: 1582 secs. Pages in use: 403
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1176/1594 404/2000 CO4-PT-17-LTLCardinality-00 58151005 m, 44245 m/sec, 288449655 t fired, .
[lola][.]
[lola][.] Time elapsed: 1587 secs. Pages in use: 404
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1181/1594 406/2000 CO4-PT-17-LTLCardinality-00 58404534 m, 50705 m/sec, 289713093 t fired, .
[lola][.]
[lola][.] Time elapsed: 1592 secs. Pages in use: 406
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1186/1594 408/2000 CO4-PT-17-LTLCardinality-00 58654354 m, 49964 m/sec, 290808356 t fired, .
[lola][.]
[lola][.] Time elapsed: 1597 secs. Pages in use: 408
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1191/1594 410/2000 CO4-PT-17-LTLCardinality-00 58935070 m, 56143 m/sec, 292105066 t fired, .
[lola][.]
[lola][.] Time elapsed: 1602 secs. Pages in use: 410
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1196/1594 412/2000 CO4-PT-17-LTLCardinality-00 59221010 m, 57188 m/sec, 293580397 t fired, .
[lola][.]
[lola][.] Time elapsed: 1607 secs. Pages in use: 412
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1201/1594 414/2000 CO4-PT-17-LTLCardinality-00 59513147 m, 58427 m/sec, 295041649 t fired, .
[lola][.]
[lola][.] Time elapsed: 1612 secs. Pages in use: 414
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1206/1594 415/2000 CO4-PT-17-LTLCardinality-00 59779640 m, 53298 m/sec, 296440590 t fired, .
[lola][.]
[lola][.] Time elapsed: 1617 secs. Pages in use: 415
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1211/1594 417/2000 CO4-PT-17-LTLCardinality-00 60044766 m, 53025 m/sec, 297804205 t fired, .
[lola][.]
[lola][.] Time elapsed: 1622 secs. Pages in use: 417
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1216/1594 419/2000 CO4-PT-17-LTLCardinality-00 60278812 m, 46809 m/sec, 299129003 t fired, .
[lola][.]
[lola][.] Time elapsed: 1627 secs. Pages in use: 419
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1221/1594 421/2000 CO4-PT-17-LTLCardinality-00 60540176 m, 52272 m/sec, 300662084 t fired, .
[lola][.]
[lola][.] Time elapsed: 1632 secs. Pages in use: 421
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1226/1594 423/2000 CO4-PT-17-LTLCardinality-00 60807689 m, 53502 m/sec, 302238439 t fired, .
[lola][.]
[lola][.] Time elapsed: 1637 secs. Pages in use: 423
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1231/1594 425/2000 CO4-PT-17-LTLCardinality-00 61104185 m, 59299 m/sec, 303849530 t fired, .
[lola][.]
[lola][.] Time elapsed: 1642 secs. Pages in use: 425
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1236/1594 427/2000 CO4-PT-17-LTLCardinality-00 61363157 m, 51794 m/sec, 305042223 t fired, .
[lola][.]
[lola][.] Time elapsed: 1647 secs. Pages in use: 427
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1241/1594 429/2000 CO4-PT-17-LTLCardinality-00 61610183 m, 49405 m/sec, 306308600 t fired, .
[lola][.]
[lola][.] Time elapsed: 1652 secs. Pages in use: 429
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1246/1594 430/2000 CO4-PT-17-LTLCardinality-00 61837965 m, 45556 m/sec, 307502016 t fired, .
[lola][.]
[lola][.] Time elapsed: 1657 secs. Pages in use: 430
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1251/1594 432/2000 CO4-PT-17-LTLCardinality-00 62029750 m, 38357 m/sec, 308584310 t fired, .
[lola][.]
[lola][.] Time elapsed: 1662 secs. Pages in use: 432
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1256/1594 433/2000 CO4-PT-17-LTLCardinality-00 62211076 m, 36265 m/sec, 309672113 t fired, .
[lola][.]
[lola][.] Time elapsed: 1667 secs. Pages in use: 433
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1261/1594 434/2000 CO4-PT-17-LTLCardinality-00 62422628 m, 42310 m/sec, 310931765 t fired, .
[lola][.]
[lola][.] Time elapsed: 1672 secs. Pages in use: 434
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1266/1594 436/2000 CO4-PT-17-LTLCardinality-00 62629541 m, 41382 m/sec, 312045303 t fired, .
[lola][.]
[lola][.] Time elapsed: 1677 secs. Pages in use: 436
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1271/1594 437/2000 CO4-PT-17-LTLCardinality-00 62796317 m, 33355 m/sec, 313008979 t fired, .
[lola][.]
[lola][.] Time elapsed: 1682 secs. Pages in use: 437
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1276/1594 438/2000 CO4-PT-17-LTLCardinality-00 62984438 m, 37624 m/sec, 314191269 t fired, .
[lola][.]
[lola][.] Time elapsed: 1687 secs. Pages in use: 438
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1281/1594 440/2000 CO4-PT-17-LTLCardinality-00 63199106 m, 42933 m/sec, 315365033 t fired, .
[lola][.]
[lola][.] Time elapsed: 1692 secs. Pages in use: 440
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1286/1594 441/2000 CO4-PT-17-LTLCardinality-00 63384754 m, 37129 m/sec, 316407715 t fired, .
[lola][.]
[lola][.] Time elapsed: 1697 secs. Pages in use: 441
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1291/1594 442/2000 CO4-PT-17-LTLCardinality-00 63552025 m, 33454 m/sec, 317398152 t fired, .
[lola][.]
[lola][.] Time elapsed: 1702 secs. Pages in use: 442
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1296/1594 443/2000 CO4-PT-17-LTLCardinality-00 63749440 m, 39483 m/sec, 318611905 t fired, .
[lola][.]
[lola][.] Time elapsed: 1707 secs. Pages in use: 443
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1301/1594 445/2000 CO4-PT-17-LTLCardinality-00 63950511 m, 40214 m/sec, 319698497 t fired, .
[lola][.]
[lola][.] Time elapsed: 1712 secs. Pages in use: 445
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1306/1594 446/2000 CO4-PT-17-LTLCardinality-00 64120701 m, 34038 m/sec, 320657664 t fired, .
[lola][.]
[lola][.] Time elapsed: 1717 secs. Pages in use: 446
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1311/1594 447/2000 CO4-PT-17-LTLCardinality-00 64298243 m, 35508 m/sec, 321743802 t fired, .
[lola][.]
[lola][.] Time elapsed: 1722 secs. Pages in use: 447
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1316/1594 449/2000 CO4-PT-17-LTLCardinality-00 64501065 m, 40564 m/sec, 322916653 t fired, .
[lola][.]
[lola][.] Time elapsed: 1727 secs. Pages in use: 449
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1321/1594 450/2000 CO4-PT-17-LTLCardinality-00 64698122 m, 39411 m/sec, 323985601 t fired, .
[lola][.]
[lola][.] Time elapsed: 1732 secs. Pages in use: 450
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1326/1594 451/2000 CO4-PT-17-LTLCardinality-00 64856924 m, 31760 m/sec, 324907489 t fired, .
[lola][.]
[lola][.] Time elapsed: 1737 secs. Pages in use: 451
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1331/1594 452/2000 CO4-PT-17-LTLCardinality-00 65035171 m, 35649 m/sec, 326027580 t fired, .
[lola][.]
[lola][.] Time elapsed: 1742 secs. Pages in use: 452
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1336/1594 454/2000 CO4-PT-17-LTLCardinality-00 65237194 m, 40404 m/sec, 327139172 t fired, .
[lola][.]
[lola][.] Time elapsed: 1747 secs. Pages in use: 454
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1341/1594 455/2000 CO4-PT-17-LTLCardinality-00 65418206 m, 36202 m/sec, 328150013 t fired, .
[lola][.]
[lola][.] Time elapsed: 1752 secs. Pages in use: 455
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1346/1594 456/2000 CO4-PT-17-LTLCardinality-00 65579278 m, 32214 m/sec, 329078899 t fired, .
[lola][.]
[lola][.] Time elapsed: 1757 secs. Pages in use: 456
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1351/1594 457/2000 CO4-PT-17-LTLCardinality-00 65761343 m, 36413 m/sec, 330243967 t fired, .
[lola][.]
[lola][.] Time elapsed: 1762 secs. Pages in use: 457
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1356/1594 459/2000 CO4-PT-17-LTLCardinality-00 65956469 m, 39025 m/sec, 331281666 t fired, .
[lola][.]
[lola][.] Time elapsed: 1767 secs. Pages in use: 459
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1361/1594 460/2000 CO4-PT-17-LTLCardinality-00 66129909 m, 34688 m/sec, 332256056 t fired, .
[lola][.]
[lola][.] Time elapsed: 1772 secs. Pages in use: 460
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1366/1594 461/2000 CO4-PT-17-LTLCardinality-00 66287097 m, 31437 m/sec, 333187621 t fired, .
[lola][.]
[lola][.] Time elapsed: 1777 secs. Pages in use: 461
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1371/1594 462/2000 CO4-PT-17-LTLCardinality-00 66470330 m, 36646 m/sec, 334326180 t fired, .
[lola][.]
[lola][.] Time elapsed: 1782 secs. Pages in use: 462
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1376/1594 463/2000 CO4-PT-17-LTLCardinality-00 66684641 m, 42862 m/sec, 335255439 t fired, .
[lola][.]
[lola][.] Time elapsed: 1787 secs. Pages in use: 463
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1381/1594 465/2000 CO4-PT-17-LTLCardinality-00 66866142 m, 36300 m/sec, 336108629 t fired, .
[lola][.]
[lola][.] Time elapsed: 1792 secs. Pages in use: 465
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1386/1594 466/2000 CO4-PT-17-LTLCardinality-00 67053145 m, 37400 m/sec, 337067866 t fired, .
[lola][.]
[lola][.] Time elapsed: 1797 secs. Pages in use: 466
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1391/1594 467/2000 CO4-PT-17-LTLCardinality-00 67264390 m, 42249 m/sec, 338058501 t fired, .
[lola][.]
[lola][.] Time elapsed: 1802 secs. Pages in use: 467
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1396/1594 468/2000 CO4-PT-17-LTLCardinality-00 67464187 m, 39959 m/sec, 338960263 t fired, .
[lola][.]
[lola][.] Time elapsed: 1807 secs. Pages in use: 468
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1401/1594 470/2000 CO4-PT-17-LTLCardinality-00 67637324 m, 34627 m/sec, 339793266 t fired, .
[lola][.]
[lola][.] Time elapsed: 1812 secs. Pages in use: 470
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1406/1594 471/2000 CO4-PT-17-LTLCardinality-00 67830509 m, 38637 m/sec, 340824538 t fired, .
[lola][.]
[lola][.] Time elapsed: 1817 secs. Pages in use: 471
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1411/1594 472/2000 CO4-PT-17-LTLCardinality-00 68014895 m, 36877 m/sec, 341793878 t fired, .
[lola][.]
[lola][.] Time elapsed: 1822 secs. Pages in use: 472
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1416/1594 473/2000 CO4-PT-17-LTLCardinality-00 68181299 m, 33280 m/sec, 342733218 t fired, .
[lola][.]
[lola][.] Time elapsed: 1827 secs. Pages in use: 473
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1421/1594 474/2000 CO4-PT-17-LTLCardinality-00 68331946 m, 30129 m/sec, 343616152 t fired, .
[lola][.]
[lola][.] Time elapsed: 1832 secs. Pages in use: 474
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1426/1594 475/2000 CO4-PT-17-LTLCardinality-00 68504157 m, 34442 m/sec, 344713198 t fired, .
[lola][.]
[lola][.] Time elapsed: 1837 secs. Pages in use: 475
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1431/1594 477/2000 CO4-PT-17-LTLCardinality-00 68704050 m, 39978 m/sec, 345582579 t fired, .
[lola][.]
[lola][.] Time elapsed: 1842 secs. Pages in use: 477
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1436/1594 478/2000 CO4-PT-17-LTLCardinality-00 68882572 m, 35704 m/sec, 346418985 t fired, .
[lola][.]
[lola][.] Time elapsed: 1847 secs. Pages in use: 478
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1441/1594 479/2000 CO4-PT-17-LTLCardinality-00 69055713 m, 34628 m/sec, 347282373 t fired, .
[lola][.]
[lola][.] Time elapsed: 1852 secs. Pages in use: 479
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1446/1594 480/2000 CO4-PT-17-LTLCardinality-00 69245945 m, 38046 m/sec, 348284335 t fired, .
[lola][.]
[lola][.] Time elapsed: 1857 secs. Pages in use: 480
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1451/1594 481/2000 CO4-PT-17-LTLCardinality-00 69421288 m, 35068 m/sec, 349218131 t fired, .
[lola][.]
[lola][.] Time elapsed: 1862 secs. Pages in use: 481
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1456/1594 482/2000 CO4-PT-17-LTLCardinality-00 69577437 m, 31229 m/sec, 350108400 t fired, .
[lola][.]
[lola][.] Time elapsed: 1867 secs. Pages in use: 482
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1461/1594 483/2000 CO4-PT-17-LTLCardinality-00 69726217 m, 29756 m/sec, 350997745 t fired, .
[lola][.]
[lola][.] Time elapsed: 1872 secs. Pages in use: 483
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1466/1594 484/2000 CO4-PT-17-LTLCardinality-00 69900064 m, 34769 m/sec, 352079778 t fired, .
[lola][.]
[lola][.] Time elapsed: 1877 secs. Pages in use: 484
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1471/1594 486/2000 CO4-PT-17-LTLCardinality-00 70100604 m, 40108 m/sec, 353164027 t fired, .
[lola][.]
[lola][.] Time elapsed: 1882 secs. Pages in use: 486
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1476/1594 487/2000 CO4-PT-17-LTLCardinality-00 70328557 m, 45590 m/sec, 354285811 t fired, .
[lola][.]
[lola][.] Time elapsed: 1887 secs. Pages in use: 487
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1481/1594 489/2000 CO4-PT-17-LTLCardinality-00 70626618 m, 59612 m/sec, 355715419 t fired, .
[lola][.]
[lola][.] Time elapsed: 1892 secs. Pages in use: 489
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1486/1594 491/2000 CO4-PT-17-LTLCardinality-00 70891305 m, 52937 m/sec, 357183859 t fired, .
[lola][.]
[lola][.] Time elapsed: 1897 secs. Pages in use: 491
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1491/1594 493/2000 CO4-PT-17-LTLCardinality-00 71170242 m, 55787 m/sec, 358718082 t fired, .
[lola][.]
[lola][.] Time elapsed: 1902 secs. Pages in use: 493
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1496/1594 495/2000 CO4-PT-17-LTLCardinality-00 71418115 m, 49574 m/sec, 360183266 t fired, .
[lola][.]
[lola][.] Time elapsed: 1907 secs. Pages in use: 495
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1501/1594 497/2000 CO4-PT-17-LTLCardinality-00 71653222 m, 47021 m/sec, 361411724 t fired, .
[lola][.]
[lola][.] Time elapsed: 1912 secs. Pages in use: 497
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1506/1594 497/2000 CO4-PT-17-LTLCardinality-00 71763974 m, 22150 m/sec, 362045870 t fired, .
[lola][.]
[lola][.] Time elapsed: 1917 secs. Pages in use: 497
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1511/1594 498/2000 CO4-PT-17-LTLCardinality-00 71898152 m, 26835 m/sec, 362789282 t fired, .
[lola][.]
[lola][.] Time elapsed: 1922 secs. Pages in use: 498
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1516/1594 500/2000 CO4-PT-17-LTLCardinality-00 72139032 m, 48176 m/sec, 364116361 t fired, .
[lola][.]
[lola][.] Time elapsed: 1927 secs. Pages in use: 500
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1521/1594 502/2000 CO4-PT-17-LTLCardinality-00 72397592 m, 51712 m/sec, 365430149 t fired, .
[lola][.]
[lola][.] Time elapsed: 1932 secs. Pages in use: 502
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1526/1594 504/2000 CO4-PT-17-LTLCardinality-00 72661938 m, 52869 m/sec, 366925253 t fired, .
[lola][.]
[lola][.] Time elapsed: 1937 secs. Pages in use: 504
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1531/1594 505/2000 CO4-PT-17-LTLCardinality-00 72911662 m, 49944 m/sec, 368301844 t fired, .
[lola][.]
[lola][.] Time elapsed: 1942 secs. Pages in use: 505
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1536/1594 507/2000 CO4-PT-17-LTLCardinality-00 73182382 m, 54144 m/sec, 369727623 t fired, .
[lola][.]
[lola][.] Time elapsed: 1947 secs. Pages in use: 507
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1541/1594 509/2000 CO4-PT-17-LTLCardinality-00 73408991 m, 45321 m/sec, 371041191 t fired, .
[lola][.]
[lola][.] Time elapsed: 1952 secs. Pages in use: 509
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1546/1594 510/2000 CO4-PT-17-LTLCardinality-00 73596935 m, 37588 m/sec, 372044060 t fired, .
[lola][.]
[lola][.] Time elapsed: 1957 secs. Pages in use: 510
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1551/1594 512/2000 CO4-PT-17-LTLCardinality-00 73813822 m, 43377 m/sec, 373322856 t fired, .
[lola][.]
[lola][.] Time elapsed: 1962 secs. Pages in use: 512
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1556/1594 513/2000 CO4-PT-17-LTLCardinality-00 74072517 m, 51739 m/sec, 374658003 t fired, .
[lola][.]
[lola][.] Time elapsed: 1967 secs. Pages in use: 513
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1561/1594 515/2000 CO4-PT-17-LTLCardinality-00 74337898 m, 53076 m/sec, 376085737 t fired, .
[lola][.]
[lola][.] Time elapsed: 1972 secs. Pages in use: 515
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1566/1594 517/2000 CO4-PT-17-LTLCardinality-00 74554290 m, 43278 m/sec, 377367498 t fired, .
[lola][.]
[lola][.] Time elapsed: 1977 secs. Pages in use: 517
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1571/1594 519/2000 CO4-PT-17-LTLCardinality-00 74835756 m, 56293 m/sec, 378681932 t fired, .
[lola][.]
[lola][.] Time elapsed: 1982 secs. Pages in use: 519
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1576/1594 521/2000 CO4-PT-17-LTLCardinality-00 75094126 m, 51674 m/sec, 380084663 t fired, .
[lola][.]
[lola][.] Time elapsed: 1987 secs. Pages in use: 521
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1581/1594 522/2000 CO4-PT-17-LTLCardinality-00 75354117 m, 51998 m/sec, 381573150 t fired, .
[lola][.]
[lola][.] Time elapsed: 1992 secs. Pages in use: 522
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1586/1594 524/2000 CO4-PT-17-LTLCardinality-00 75578878 m, 44952 m/sec, 382949863 t fired, .
[lola][.]
[lola][.] Time elapsed: 1997 secs. Pages in use: 524
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 1591/1594 526/2000 CO4-PT-17-LTLCardinality-00 75805756 m, 45375 m/sec, 384233720 t fired, .
[lola][.]
[lola][.] Time elapsed: 2002 secs. Pages in use: 526
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 1 (type EXCL) for CO4-PT-17-LTLCardinality-00 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 1 0 0
[lola][.] CO4-PT-17-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2007 secs. Pages in use: 527
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 41 (type EXCL) for 40 CO4-PT-17-LTLCardinality-12
[lola][I] time limit : 1593 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-17-LTLCardinality-00
[lola][I] time limit : 1593 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 41 (type EXCL) for CO4-PT-17-LTLCardinality-12
[lola][I] result : false
[lola][I] markings : 29098
[lola][I] fired transitions : 67358
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 1 LTL EXCL 5/1593 3/5 CO4-PT-17-LTLCardinality-00 413540 m, -15078443 m/sec, 1782705 t fired, .
[lola][.]
[lola][.] Time elapsed: 2012 secs. Pages in use: 527
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] CANCELED task # 1 (type EXCL) for CO4-PT-17-LTLCardinality-00 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2017 secs. Pages in use: 527
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2022 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2027 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2032 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2037 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2042 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2047 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2052 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2057 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2062 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2067 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2072 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2077 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2082 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2087 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2092 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2097 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2102 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2107 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2112 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2117 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2122 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2127 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2132 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2137 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2142 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2147 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2152 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2157 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2162 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2167 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2172 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2177 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2182 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2187 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2192 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2197 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2202 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2207 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2212 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2217 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2222 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2227 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2232 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2237 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2242 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2247 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-17-LTLCardinality-01: LTL true LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-02: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-03: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-04: LTL/CTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-05: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-06: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-07: INITIAL true preprocessing
[lola][.] CO4-PT-17-LTLCardinality-08: AU true state space /ER
[lola][.] CO4-PT-17-LTLCardinality-09: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-10: INITIAL false preprocessing
[lola][.] CO4-PT-17-LTLCardinality-11: CONJ false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-12: LTL false LTL model checker
[lola][.] CO4-PT-17-LTLCardinality-13: AG false state space
[lola][.] CO4-PT-17-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-17-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-17-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2252 secs. Pages in use: 527
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-17"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-17, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400131"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-17.tgz
mv CO4-PT-17 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;