Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400124.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-16, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400124
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 8.6K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 260K Jun 2 16:33 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-16-LTLFireability-00
FORMULA_NAME CO4-PT-16-LTLFireability-01
FORMULA_NAME CO4-PT-16-LTLFireability-02
FORMULA_NAME CO4-PT-16-LTLFireability-03
FORMULA_NAME CO4-PT-16-LTLFireability-04
FORMULA_NAME CO4-PT-16-LTLFireability-05
FORMULA_NAME CO4-PT-16-LTLFireability-06
FORMULA_NAME CO4-PT-16-LTLFireability-07
FORMULA_NAME CO4-PT-16-LTLFireability-08
FORMULA_NAME CO4-PT-16-LTLFireability-09
FORMULA_NAME CO4-PT-16-LTLFireability-10
FORMULA_NAME CO4-PT-16-LTLFireability-11
FORMULA_NAME CO4-PT-16-LTLFireability-12
FORMULA_NAME CO4-PT-16-LTLFireability-13
FORMULA_NAME CO4-PT-16-LTLFireability-14
FORMULA_NAME CO4-PT-16-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717404921225

FORMULA CO4-PT-16-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717407054677

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLFireability.xml
[lola][I] Rule S: 180 transitions removed,116 places removed
[lola][I] LAUNCH task # 19 (type CNST) for 18 CO4-PT-16-LTLFireability-06
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 19 (type CNST) for CO4-PT-16-LTLFireability-06
[lola][I] result : true
[lola][I] LAUNCH task # 46 (type CNST) for 45 CO4-PT-16-LTLFireability-15
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 46 (type CNST) for CO4-PT-16-LTLFireability-15
[lola][I] result : true
[lola][I] LAUNCH task # 7 (type CNST) for 6 CO4-PT-16-LTLFireability-02
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 7 (type CNST) for CO4-PT-16-LTLFireability-02
[lola][I] result : false
[lola][I] LAUNCH task # 25 (type EXCL) for 24 CO4-PT-16-LTLFireability-08
[lola][I] time limit : 257 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 52 (type EQUN) for 9 CO4-PT-16-LTLFireability-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 57 (type EQUN) for 42 CO4-PT-16-LTLFireability-14
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 52 (type EQUN) for CO4-PT-16-LTLFireability-03
[lola][I] result : true
[lola][I] FINISHED task # 57 (type EQUN) for CO4-PT-16-LTLFireability-14
[lola][I] result : true
[lola][I] FINISHED task # 25 (type EXCL) for CO4-PT-16-LTLFireability-08
[lola][I] result : false
[lola][I] markings : 32205
[lola][I] fired transitions : 195013
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 40 (type EXCL) for 39 CO4-PT-16-LTLFireability-13
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 40 (type EXCL) for CO4-PT-16-LTLFireability-13
[lola][I] result : false
[lola][I] markings : 52
[lola][I] fired transitions : 52
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 37 (type EXCL) for 36 CO4-PT-16-LTLFireability-12
[lola][I] time limit : 327 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 37 (type EXCL) for CO4-PT-16-LTLFireability-12
[lola][I] result : false
[lola][I] markings : 52
[lola][I] fired transitions : 52
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 34 (type EXCL) for 33 CO4-PT-16-LTLFireability-11
[lola][I] time limit : 359 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 34 (type EXCL) for CO4-PT-16-LTLFireability-11
[lola][I] result : false
[lola][I] markings : 212
[lola][I] fired transitions : 217
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 28 (type EXCL) for 27 CO4-PT-16-LTLFireability-09
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 4/399 3/2000 CO4-PT-16-LTLFireability-09 357697 m, 71539 m/sec, 1507054 t fired, .
[lola][.]
[lola][.] Time elapsed: 6 secs. Pages in use: 3
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 9/399 6/2000 CO4-PT-16-LTLFireability-09 780655 m, 84591 m/sec, 3277423 t fired, .
[lola][.]
[lola][.] Time elapsed: 11 secs. Pages in use: 6
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 14/399 9/2000 CO4-PT-16-LTLFireability-09 1216022 m, 87073 m/sec, 5016925 t fired, .
[lola][.]
[lola][.] Time elapsed: 16 secs. Pages in use: 9
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 19/399 12/2000 CO4-PT-16-LTLFireability-09 1585991 m, 73993 m/sec, 6716973 t fired, .
[lola][.]
[lola][.] Time elapsed: 21 secs. Pages in use: 12
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 24/399 14/2000 CO4-PT-16-LTLFireability-09 1955612 m, 73924 m/sec, 8274774 t fired, .
[lola][.]
[lola][.] Time elapsed: 26 secs. Pages in use: 14
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 29/399 17/2000 CO4-PT-16-LTLFireability-09 2370773 m, 83032 m/sec, 10162535 t fired, .
[lola][.]
[lola][.] Time elapsed: 31 secs. Pages in use: 17
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 34/399 19/2000 CO4-PT-16-LTLFireability-09 2734350 m, 72715 m/sec, 11855336 t fired, .
[lola][.]
[lola][.] Time elapsed: 36 secs. Pages in use: 19
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 39/399 22/2000 CO4-PT-16-LTLFireability-09 3058853 m, 64900 m/sec, 13497959 t fired, .
[lola][.]
[lola][.] Time elapsed: 41 secs. Pages in use: 22
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 44/399 24/2000 CO4-PT-16-LTLFireability-09 3380200 m, 64269 m/sec, 15257061 t fired, .
[lola][.]
[lola][.] Time elapsed: 46 secs. Pages in use: 24
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 49/399 26/2000 CO4-PT-16-LTLFireability-09 3694279 m, 62815 m/sec, 16900810 t fired, .
[lola][.]
[lola][.] Time elapsed: 51 secs. Pages in use: 26
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 54/399 28/2000 CO4-PT-16-LTLFireability-09 3973973 m, 55938 m/sec, 18499802 t fired, .
[lola][.]
[lola][.] Time elapsed: 56 secs. Pages in use: 28
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 59/399 30/2000 CO4-PT-16-LTLFireability-09 4227502 m, 50705 m/sec, 19961661 t fired, .
[lola][.]
[lola][.] Time elapsed: 61 secs. Pages in use: 30
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 64/399 32/2000 CO4-PT-16-LTLFireability-09 4570164 m, 68532 m/sec, 21620088 t fired, .
[lola][.]
[lola][.] Time elapsed: 66 secs. Pages in use: 32
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 69/399 35/2000 CO4-PT-16-LTLFireability-09 4880719 m, 62111 m/sec, 23290394 t fired, .
[lola][.]
[lola][.] Time elapsed: 71 secs. Pages in use: 35
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 74/399 37/2000 CO4-PT-16-LTLFireability-09 5206193 m, 65094 m/sec, 24912531 t fired, .
[lola][.]
[lola][.] Time elapsed: 76 secs. Pages in use: 37
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 79/399 39/2000 CO4-PT-16-LTLFireability-09 5531323 m, 65026 m/sec, 26552995 t fired, .
[lola][.]
[lola][.] Time elapsed: 81 secs. Pages in use: 39
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 84/399 41/2000 CO4-PT-16-LTLFireability-09 5795868 m, 52909 m/sec, 28050276 t fired, .
[lola][.]
[lola][.] Time elapsed: 86 secs. Pages in use: 41
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 89/399 43/2000 CO4-PT-16-LTLFireability-09 6045690 m, 49964 m/sec, 29382076 t fired, .
[lola][.]
[lola][.] Time elapsed: 91 secs. Pages in use: 43
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 94/399 44/2000 CO4-PT-16-LTLFireability-09 6283248 m, 47511 m/sec, 30616463 t fired, .
[lola][.]
[lola][.] Time elapsed: 96 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 99/399 47/2000 CO4-PT-16-LTLFireability-09 6625721 m, 68494 m/sec, 32428008 t fired, .
[lola][.]
[lola][.] Time elapsed: 101 secs. Pages in use: 47
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 104/399 49/2000 CO4-PT-16-LTLFireability-09 6926616 m, 60179 m/sec, 34166331 t fired, .
[lola][.]
[lola][.] Time elapsed: 106 secs. Pages in use: 49
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 109/399 51/2000 CO4-PT-16-LTLFireability-09 7194455 m, 53567 m/sec, 35732533 t fired, .
[lola][.]
[lola][.] Time elapsed: 111 secs. Pages in use: 51
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 114/399 52/2000 CO4-PT-16-LTLFireability-09 7452832 m, 51675 m/sec, 37316458 t fired, .
[lola][.]
[lola][.] Time elapsed: 116 secs. Pages in use: 52
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 119/399 54/2000 CO4-PT-16-LTLFireability-09 7709864 m, 51406 m/sec, 38973886 t fired, .
[lola][.]
[lola][.] Time elapsed: 121 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 124/399 56/2000 CO4-PT-16-LTLFireability-09 7966716 m, 51370 m/sec, 40608598 t fired, .
[lola][.]
[lola][.] Time elapsed: 126 secs. Pages in use: 56
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 129/399 58/2000 CO4-PT-16-LTLFireability-09 8210772 m, 48811 m/sec, 42105195 t fired, .
[lola][.]
[lola][.] Time elapsed: 131 secs. Pages in use: 58
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 134/399 59/2000 CO4-PT-16-LTLFireability-09 8412463 m, 40338 m/sec, 43756613 t fired, .
[lola][.]
[lola][.] Time elapsed: 136 secs. Pages in use: 59
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 139/399 61/2000 CO4-PT-16-LTLFireability-09 8628850 m, 43277 m/sec, 44972319 t fired, .
[lola][.]
[lola][.] Time elapsed: 141 secs. Pages in use: 61
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 144/399 63/2000 CO4-PT-16-LTLFireability-09 8948107 m, 63851 m/sec, 46631666 t fired, .
[lola][.]
[lola][.] Time elapsed: 146 secs. Pages in use: 63
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 149/399 65/2000 CO4-PT-16-LTLFireability-09 9259629 m, 62304 m/sec, 48285773 t fired, .
[lola][.]
[lola][.] Time elapsed: 151 secs. Pages in use: 65
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 154/399 67/2000 CO4-PT-16-LTLFireability-09 9582719 m, 64618 m/sec, 49897786 t fired, .
[lola][.]
[lola][.] Time elapsed: 156 secs. Pages in use: 67
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 159/399 70/2000 CO4-PT-16-LTLFireability-09 9900360 m, 63528 m/sec, 51508090 t fired, .
[lola][.]
[lola][.] Time elapsed: 161 secs. Pages in use: 70
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 164/399 71/2000 CO4-PT-16-LTLFireability-09 10158543 m, 51636 m/sec, 52971194 t fired, .
[lola][.]
[lola][.] Time elapsed: 166 secs. Pages in use: 71
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 169/399 73/2000 CO4-PT-16-LTLFireability-09 10406874 m, 49666 m/sec, 54293786 t fired, .
[lola][.]
[lola][.] Time elapsed: 171 secs. Pages in use: 73
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 174/399 75/2000 CO4-PT-16-LTLFireability-09 10642020 m, 47029 m/sec, 55513308 t fired, .
[lola][.]
[lola][.] Time elapsed: 176 secs. Pages in use: 75
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 179/399 77/2000 CO4-PT-16-LTLFireability-09 10979818 m, 67559 m/sec, 57304895 t fired, .
[lola][.]
[lola][.] Time elapsed: 181 secs. Pages in use: 77
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 184/399 79/2000 CO4-PT-16-LTLFireability-09 11279817 m, 59999 m/sec, 59031684 t fired, .
[lola][.]
[lola][.] Time elapsed: 186 secs. Pages in use: 79
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 189/399 81/2000 CO4-PT-16-LTLFireability-09 11546150 m, 53266 m/sec, 60585469 t fired, .
[lola][.]
[lola][.] Time elapsed: 191 secs. Pages in use: 81
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 194/399 83/2000 CO4-PT-16-LTLFireability-09 11799817 m, 50733 m/sec, 62137485 t fired, .
[lola][.]
[lola][.] Time elapsed: 196 secs. Pages in use: 83
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 199/399 85/2000 CO4-PT-16-LTLFireability-09 12056903 m, 51417 m/sec, 63787986 t fired, .
[lola][.]
[lola][.] Time elapsed: 201 secs. Pages in use: 85
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 204/399 86/2000 CO4-PT-16-LTLFireability-09 12310014 m, 50622 m/sec, 65414748 t fired, .
[lola][.]
[lola][.] Time elapsed: 206 secs. Pages in use: 86
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 209/399 88/2000 CO4-PT-16-LTLFireability-09 12552321 m, 48461 m/sec, 66896124 t fired, .
[lola][.]
[lola][.] Time elapsed: 211 secs. Pages in use: 88
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 214/399 90/2000 CO4-PT-16-LTLFireability-09 12759716 m, 41479 m/sec, 68518989 t fired, .
[lola][.]
[lola][.] Time elapsed: 216 secs. Pages in use: 90
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 219/399 91/2000 CO4-PT-16-LTLFireability-09 12971438 m, 42344 m/sec, 69774908 t fired, .
[lola][.]
[lola][.] Time elapsed: 221 secs. Pages in use: 91
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 224/399 93/2000 CO4-PT-16-LTLFireability-09 13290388 m, 63790 m/sec, 71432695 t fired, .
[lola][.]
[lola][.] Time elapsed: 226 secs. Pages in use: 93
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 229/399 95/2000 CO4-PT-16-LTLFireability-09 13600089 m, 61940 m/sec, 73099490 t fired, .
[lola][.]
[lola][.] Time elapsed: 231 secs. Pages in use: 95
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 234/399 98/2000 CO4-PT-16-LTLFireability-09 13924695 m, 64921 m/sec, 74717841 t fired, .
[lola][.]
[lola][.] Time elapsed: 236 secs. Pages in use: 98
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 239/399 100/2000 CO4-PT-16-LTLFireability-09 14242891 m, 63639 m/sec, 76323208 t fired, .
[lola][.]
[lola][.] Time elapsed: 241 secs. Pages in use: 100
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 244/399 102/2000 CO4-PT-16-LTLFireability-09 14508952 m, 53212 m/sec, 77824561 t fired, .
[lola][.]
[lola][.] Time elapsed: 246 secs. Pages in use: 102
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 249/399 103/2000 CO4-PT-16-LTLFireability-09 14760621 m, 50333 m/sec, 79168516 t fired, .
[lola][.]
[lola][.] Time elapsed: 251 secs. Pages in use: 103
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 254/399 105/2000 CO4-PT-16-LTLFireability-09 14998942 m, 47664 m/sec, 80399745 t fired, .
[lola][.]
[lola][.] Time elapsed: 256 secs. Pages in use: 105
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 259/399 107/2000 CO4-PT-16-LTLFireability-09 15338461 m, 67903 m/sec, 82204667 t fired, .
[lola][.]
[lola][.] Time elapsed: 261 secs. Pages in use: 107
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 264/399 109/2000 CO4-PT-16-LTLFireability-09 15643160 m, 60939 m/sec, 83957956 t fired, .
[lola][.]
[lola][.] Time elapsed: 266 secs. Pages in use: 109
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 269/399 111/2000 CO4-PT-16-LTLFireability-09 15912336 m, 53835 m/sec, 85529419 t fired, .
[lola][.]
[lola][.] Time elapsed: 271 secs. Pages in use: 111
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 274/399 113/2000 CO4-PT-16-LTLFireability-09 16170784 m, 51689 m/sec, 87116765 t fired, .
[lola][.]
[lola][.] Time elapsed: 276 secs. Pages in use: 113
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 279/399 115/2000 CO4-PT-16-LTLFireability-09 16429328 m, 51708 m/sec, 88779081 t fired, .
[lola][.]
[lola][.] Time elapsed: 281 secs. Pages in use: 115
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 284/399 117/2000 CO4-PT-16-LTLFireability-09 16688383 m, 51811 m/sec, 90430991 t fired, .
[lola][.]
[lola][.] Time elapsed: 286 secs. Pages in use: 117
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 289/399 119/2000 CO4-PT-16-LTLFireability-09 16937952 m, 49913 m/sec, 91956629 t fired, .
[lola][.]
[lola][.] Time elapsed: 291 secs. Pages in use: 119
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 294/399 120/2000 CO4-PT-16-LTLFireability-09 17138068 m, 40023 m/sec, 93613648 t fired, .
[lola][.]
[lola][.] Time elapsed: 296 secs. Pages in use: 120
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 299/399 122/2000 CO4-PT-16-LTLFireability-09 17363040 m, 44994 m/sec, 94861805 t fired, .
[lola][.]
[lola][.] Time elapsed: 301 secs. Pages in use: 122
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 304/399 124/2000 CO4-PT-16-LTLFireability-09 17686089 m, 64609 m/sec, 96551740 t fired, .
[lola][.]
[lola][.] Time elapsed: 306 secs. Pages in use: 124
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 309/399 126/2000 CO4-PT-16-LTLFireability-09 18002599 m, 63302 m/sec, 98213098 t fired, .
[lola][.]
[lola][.] Time elapsed: 311 secs. Pages in use: 126
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 314/399 128/2000 CO4-PT-16-LTLFireability-09 18327904 m, 65061 m/sec, 99835152 t fired, .
[lola][.]
[lola][.] Time elapsed: 316 secs. Pages in use: 128
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 319/399 131/2000 CO4-PT-16-LTLFireability-09 18648892 m, 64197 m/sec, 101469052 t fired, .
[lola][.]
[lola][.] Time elapsed: 321 secs. Pages in use: 131
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 324/399 132/2000 CO4-PT-16-LTLFireability-09 18905052 m, 51232 m/sec, 102941667 t fired, .
[lola][.]
[lola][.] Time elapsed: 326 secs. Pages in use: 132
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 329/399 134/2000 CO4-PT-16-LTLFireability-09 19162904 m, 51570 m/sec, 104272414 t fired, .
[lola][.]
[lola][.] Time elapsed: 331 secs. Pages in use: 134
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 334/399 136/2000 CO4-PT-16-LTLFireability-09 19407055 m, 48830 m/sec, 105569234 t fired, .
[lola][.]
[lola][.] Time elapsed: 336 secs. Pages in use: 136
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 339/399 138/2000 CO4-PT-16-LTLFireability-09 19749374 m, 68463 m/sec, 107407752 t fired, .
[lola][.]
[lola][.] Time elapsed: 341 secs. Pages in use: 138
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 344/399 140/2000 CO4-PT-16-LTLFireability-09 20047083 m, 59541 m/sec, 109114393 t fired, .
[lola][.]
[lola][.] Time elapsed: 346 secs. Pages in use: 140
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 349/399 142/2000 CO4-PT-16-LTLFireability-09 20316255 m, 53834 m/sec, 110687012 t fired, .
[lola][.]
[lola][.] Time elapsed: 351 secs. Pages in use: 142
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 354/399 144/2000 CO4-PT-16-LTLFireability-09 20577938 m, 52336 m/sec, 112317083 t fired, .
[lola][.]
[lola][.] Time elapsed: 356 secs. Pages in use: 144
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 359/399 146/2000 CO4-PT-16-LTLFireability-09 20837839 m, 51980 m/sec, 114003167 t fired, .
[lola][.]
[lola][.] Time elapsed: 361 secs. Pages in use: 146
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 364/399 148/2000 CO4-PT-16-LTLFireability-09 21095950 m, 51622 m/sec, 115606174 t fired, .
[lola][.]
[lola][.] Time elapsed: 366 secs. Pages in use: 148
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 369/399 149/2000 CO4-PT-16-LTLFireability-09 21346415 m, 50093 m/sec, 117153195 t fired, .
[lola][.]
[lola][.] Time elapsed: 371 secs. Pages in use: 149
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 374/399 151/2000 CO4-PT-16-LTLFireability-09 21530626 m, 36842 m/sec, 118690553 t fired, .
[lola][.]
[lola][.] Time elapsed: 376 secs. Pages in use: 151
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 379/399 152/2000 CO4-PT-16-LTLFireability-09 21776732 m, 49221 m/sec, 120055858 t fired, .
[lola][.]
[lola][.] Time elapsed: 381 secs. Pages in use: 152
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 384/399 155/2000 CO4-PT-16-LTLFireability-09 22096973 m, 64048 m/sec, 121722026 t fired, .
[lola][.]
[lola][.] Time elapsed: 386 secs. Pages in use: 155
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 389/399 157/2000 CO4-PT-16-LTLFireability-09 22399304 m, 60466 m/sec, 123300703 t fired, .
[lola][.]
[lola][.] Time elapsed: 391 secs. Pages in use: 157
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 394/399 159/2000 CO4-PT-16-LTLFireability-09 22710643 m, 62267 m/sec, 124851220 t fired, .
[lola][.]
[lola][.] Time elapsed: 396 secs. Pages in use: 159
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 399/399 161/2000 CO4-PT-16-LTLFireability-09 23012630 m, 60397 m/sec, 126395771 t fired, .
[lola][.]
[lola][.] Time elapsed: 401 secs. Pages in use: 161
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 28 (type EXCL) for CO4-PT-16-LTLFireability-09 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 406 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 22 (type EXCL) for 21 CO4-PT-16-LTLFireability-07
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 28 (type EXCL) for 27 CO4-PT-16-LTLFireability-09
[lola][I] time limit : 3194 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 5/399 4/2000 CO4-PT-16-LTLFireability-07 454828 m, 90965 m/sec, 1867020 t fired, .
[lola][.] 28 LTL EXCL 5/3194 3/5 CO4-PT-16-LTLFireability-09 415845 m, -4519357 m/sec, 1774682 t fired, .
[lola][.]
[lola][.] Time elapsed: 411 secs. Pages in use: 163
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 28 (type EXCL) for CO4-PT-16-LTLFireability-09 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 10/399 6/2000 CO4-PT-16-LTLFireability-07 869447 m, 82923 m/sec, 3727191 t fired, .
[lola][.]
[lola][.] Time elapsed: 416 secs. Pages in use: 163
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 15/399 9/2000 CO4-PT-16-LTLFireability-07 1306239 m, 87358 m/sec, 5550676 t fired, .
[lola][.]
[lola][.] Time elapsed: 421 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 20/399 12/2000 CO4-PT-16-LTLFireability-07 1776674 m, 94087 m/sec, 7364511 t fired, .
[lola][.]
[lola][.] Time elapsed: 426 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 25/399 15/2000 CO4-PT-16-LTLFireability-07 2207995 m, 86264 m/sec, 9164159 t fired, .
[lola][.]
[lola][.] Time elapsed: 431 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 30/399 18/2000 CO4-PT-16-LTLFireability-07 2618042 m, 82009 m/sec, 10984028 t fired, .
[lola][.]
[lola][.] Time elapsed: 436 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 35/399 21/2000 CO4-PT-16-LTLFireability-07 3005789 m, 77549 m/sec, 12736709 t fired, .
[lola][.]
[lola][.] Time elapsed: 441 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 40/399 23/2000 CO4-PT-16-LTLFireability-07 3396608 m, 78163 m/sec, 14424250 t fired, .
[lola][.]
[lola][.] Time elapsed: 446 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 45/399 26/2000 CO4-PT-16-LTLFireability-07 3770300 m, 74738 m/sec, 16003046 t fired, .
[lola][.]
[lola][.] Time elapsed: 451 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 50/399 29/2000 CO4-PT-16-LTLFireability-07 4196423 m, 85224 m/sec, 17877197 t fired, .
[lola][.]
[lola][.] Time elapsed: 456 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 55/399 31/2000 CO4-PT-16-LTLFireability-07 4600394 m, 80794 m/sec, 19824544 t fired, .
[lola][.]
[lola][.] Time elapsed: 461 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 60/399 34/2000 CO4-PT-16-LTLFireability-07 4993483 m, 78617 m/sec, 21653469 t fired, .
[lola][.]
[lola][.] Time elapsed: 466 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 65/399 37/2000 CO4-PT-16-LTLFireability-07 5356840 m, 72671 m/sec, 23375167 t fired, .
[lola][.]
[lola][.] Time elapsed: 471 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 70/399 39/2000 CO4-PT-16-LTLFireability-07 5703612 m, 69354 m/sec, 25067266 t fired, .
[lola][.]
[lola][.] Time elapsed: 476 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 75/399 41/2000 CO4-PT-16-LTLFireability-07 6036316 m, 66540 m/sec, 26812334 t fired, .
[lola][.]
[lola][.] Time elapsed: 481 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 80/399 43/2000 CO4-PT-16-LTLFireability-07 6376497 m, 68036 m/sec, 28639135 t fired, .
[lola][.]
[lola][.] Time elapsed: 486 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 85/399 46/2000 CO4-PT-16-LTLFireability-07 6710732 m, 66847 m/sec, 30497296 t fired, .
[lola][.]
[lola][.] Time elapsed: 491 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 90/399 48/2000 CO4-PT-16-LTLFireability-07 7045543 m, 66962 m/sec, 32282011 t fired, .
[lola][.]
[lola][.] Time elapsed: 496 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 95/399 50/2000 CO4-PT-16-LTLFireability-07 7364686 m, 63828 m/sec, 33937300 t fired, .
[lola][.]
[lola][.] Time elapsed: 501 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 100/399 52/2000 CO4-PT-16-LTLFireability-07 7700600 m, 67182 m/sec, 35647390 t fired, .
[lola][.]
[lola][.] Time elapsed: 506 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 105/399 54/2000 CO4-PT-16-LTLFireability-07 7935610 m, 47002 m/sec, 37389959 t fired, .
[lola][.]
[lola][.] Time elapsed: 511 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 110/399 56/2000 CO4-PT-16-LTLFireability-07 8187330 m, 50344 m/sec, 38904444 t fired, .
[lola][.]
[lola][.] Time elapsed: 516 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 115/399 58/2000 CO4-PT-16-LTLFireability-07 8544574 m, 71448 m/sec, 40515441 t fired, .
[lola][.]
[lola][.] Time elapsed: 521 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 121/399 61/2000 CO4-PT-16-LTLFireability-07 8906552 m, 72395 m/sec, 42258115 t fired, .
[lola][.]
[lola][.] Time elapsed: 527 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 126/399 63/2000 CO4-PT-16-LTLFireability-07 9227110 m, 64111 m/sec, 44027601 t fired, .
[lola][.]
[lola][.] Time elapsed: 532 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 131/399 65/2000 CO4-PT-16-LTLFireability-07 9544432 m, 63464 m/sec, 45779008 t fired, .
[lola][.]
[lola][.] Time elapsed: 537 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 136/399 67/2000 CO4-PT-16-LTLFireability-07 9884566 m, 68026 m/sec, 47506889 t fired, .
[lola][.]
[lola][.] Time elapsed: 542 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 141/399 69/2000 CO4-PT-16-LTLFireability-07 10221842 m, 67455 m/sec, 49227761 t fired, .
[lola][.]
[lola][.] Time elapsed: 547 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 146/399 72/2000 CO4-PT-16-LTLFireability-07 10569184 m, 69468 m/sec, 50929670 t fired, .
[lola][.]
[lola][.] Time elapsed: 552 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 151/399 74/2000 CO4-PT-16-LTLFireability-07 10897748 m, 65712 m/sec, 52587159 t fired, .
[lola][.]
[lola][.] Time elapsed: 557 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 156/399 76/2000 CO4-PT-16-LTLFireability-07 11183050 m, 57060 m/sec, 54161779 t fired, .
[lola][.]
[lola][.] Time elapsed: 562 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 161/399 78/2000 CO4-PT-16-LTLFireability-07 11460366 m, 55463 m/sec, 55749410 t fired, .
[lola][.]
[lola][.] Time elapsed: 567 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 166/399 80/2000 CO4-PT-16-LTLFireability-07 11734862 m, 54899 m/sec, 57214526 t fired, .
[lola][.]
[lola][.] Time elapsed: 572 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 171/399 81/2000 CO4-PT-16-LTLFireability-07 12006756 m, 54378 m/sec, 58657990 t fired, .
[lola][.]
[lola][.] Time elapsed: 577 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 176/399 83/2000 CO4-PT-16-LTLFireability-07 12274844 m, 53617 m/sec, 60032640 t fired, .
[lola][.]
[lola][.] Time elapsed: 582 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 181/399 85/2000 CO4-PT-16-LTLFireability-07 12553522 m, 55735 m/sec, 61548388 t fired, .
[lola][.]
[lola][.] Time elapsed: 587 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 186/399 87/2000 CO4-PT-16-LTLFireability-07 12905652 m, 70426 m/sec, 63432615 t fired, .
[lola][.]
[lola][.] Time elapsed: 592 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 191/399 90/2000 CO4-PT-16-LTLFireability-07 13229784 m, 64826 m/sec, 65337547 t fired, .
[lola][.]
[lola][.] Time elapsed: 597 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 196/399 92/2000 CO4-PT-16-LTLFireability-07 13540868 m, 62216 m/sec, 67107174 t fired, .
[lola][.]
[lola][.] Time elapsed: 602 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 201/399 94/2000 CO4-PT-16-LTLFireability-07 13844274 m, 60681 m/sec, 68811923 t fired, .
[lola][.]
[lola][.] Time elapsed: 607 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 206/399 96/2000 CO4-PT-16-LTLFireability-07 14130716 m, 57288 m/sec, 70487574 t fired, .
[lola][.]
[lola][.] Time elapsed: 612 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 211/399 98/2000 CO4-PT-16-LTLFireability-07 14409952 m, 55847 m/sec, 72148107 t fired, .
[lola][.]
[lola][.] Time elapsed: 617 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 216/399 99/2000 CO4-PT-16-LTLFireability-07 14682040 m, 54417 m/sec, 73856554 t fired, .
[lola][.]
[lola][.] Time elapsed: 622 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 221/399 101/2000 CO4-PT-16-LTLFireability-07 14963574 m, 56306 m/sec, 75641040 t fired, .
[lola][.]
[lola][.] Time elapsed: 627 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 226/399 103/2000 CO4-PT-16-LTLFireability-07 15235304 m, 54346 m/sec, 77410355 t fired, .
[lola][.]
[lola][.] Time elapsed: 632 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 231/399 105/2000 CO4-PT-16-LTLFireability-07 15514976 m, 55934 m/sec, 79227654 t fired, .
[lola][.]
[lola][.] Time elapsed: 637 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 236/399 107/2000 CO4-PT-16-LTLFireability-07 15775044 m, 52013 m/sec, 80849005 t fired, .
[lola][.]
[lola][.] Time elapsed: 642 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 241/399 109/2000 CO4-PT-16-LTLFireability-07 16025730 m, 50137 m/sec, 82422782 t fired, .
[lola][.]
[lola][.] Time elapsed: 647 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 246/399 110/2000 CO4-PT-16-LTLFireability-07 16294622 m, 53778 m/sec, 84042926 t fired, .
[lola][.]
[lola][.] Time elapsed: 652 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 251/399 112/2000 CO4-PT-16-LTLFireability-07 16509750 m, 43025 m/sec, 85714692 t fired, .
[lola][.]
[lola][.] Time elapsed: 657 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 256/399 113/2000 CO4-PT-16-LTLFireability-07 16706832 m, 39416 m/sec, 87385514 t fired, .
[lola][.]
[lola][.] Time elapsed: 662 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 261/399 115/2000 CO4-PT-16-LTLFireability-07 16934560 m, 45545 m/sec, 88692185 t fired, .
[lola][.]
[lola][.] Time elapsed: 667 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 266/399 117/2000 CO4-PT-16-LTLFireability-07 17227604 m, 58608 m/sec, 90291592 t fired, .
[lola][.]
[lola][.] Time elapsed: 672 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 271/399 119/2000 CO4-PT-16-LTLFireability-07 17575982 m, 69675 m/sec, 92047419 t fired, .
[lola][.]
[lola][.] Time elapsed: 677 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 276/399 121/2000 CO4-PT-16-LTLFireability-07 17886418 m, 62087 m/sec, 93754648 t fired, .
[lola][.]
[lola][.] Time elapsed: 682 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 281/399 123/2000 CO4-PT-16-LTLFireability-07 18197179 m, 62152 m/sec, 95466721 t fired, .
[lola][.]
[lola][.] Time elapsed: 687 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 286/399 125/2000 CO4-PT-16-LTLFireability-07 18526140 m, 65792 m/sec, 97134000 t fired, .
[lola][.]
[lola][.] Time elapsed: 692 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 291/399 128/2000 CO4-PT-16-LTLFireability-07 18854882 m, 65748 m/sec, 98793550 t fired, .
[lola][.]
[lola][.] Time elapsed: 697 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 296/399 130/2000 CO4-PT-16-LTLFireability-07 19183108 m, 65645 m/sec, 100423137 t fired, .
[lola][.]
[lola][.] Time elapsed: 702 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 301/399 132/2000 CO4-PT-16-LTLFireability-07 19502516 m, 63881 m/sec, 102030331 t fired, .
[lola][.]
[lola][.] Time elapsed: 707 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 306/399 134/2000 CO4-PT-16-LTLFireability-07 19783562 m, 56209 m/sec, 103539814 t fired, .
[lola][.]
[lola][.] Time elapsed: 712 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 311/399 136/2000 CO4-PT-16-LTLFireability-07 20043716 m, 52030 m/sec, 105043784 t fired, .
[lola][.]
[lola][.] Time elapsed: 717 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 316/399 137/2000 CO4-PT-16-LTLFireability-07 20316402 m, 54537 m/sec, 106490044 t fired, .
[lola][.]
[lola][.] Time elapsed: 722 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 321/399 139/2000 CO4-PT-16-LTLFireability-07 20566844 m, 50088 m/sec, 107870160 t fired, .
[lola][.]
[lola][.] Time elapsed: 727 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 326/399 141/2000 CO4-PT-16-LTLFireability-07 20830497 m, 52730 m/sec, 109220802 t fired, .
[lola][.]
[lola][.] Time elapsed: 732 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 331/399 143/2000 CO4-PT-16-LTLFireability-07 21086470 m, 51194 m/sec, 110582530 t fired, .
[lola][.]
[lola][.] Time elapsed: 737 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 336/399 145/2000 CO4-PT-16-LTLFireability-07 21437615 m, 70229 m/sec, 112456910 t fired, .
[lola][.]
[lola][.] Time elapsed: 742 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 341/399 147/2000 CO4-PT-16-LTLFireability-07 21787704 m, 70017 m/sec, 114375267 t fired, .
[lola][.]
[lola][.] Time elapsed: 747 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 346/399 149/2000 CO4-PT-16-LTLFireability-07 22091040 m, 60667 m/sec, 116225274 t fired, .
[lola][.]
[lola][.] Time elapsed: 752 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 351/399 151/2000 CO4-PT-16-LTLFireability-07 22397566 m, 61305 m/sec, 117938886 t fired, .
[lola][.]
[lola][.] Time elapsed: 757 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 356/399 153/2000 CO4-PT-16-LTLFireability-07 22683612 m, 57209 m/sec, 119601798 t fired, .
[lola][.]
[lola][.] Time elapsed: 762 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 361/399 155/2000 CO4-PT-16-LTLFireability-07 22966632 m, 56604 m/sec, 121250154 t fired, .
[lola][.]
[lola][.] Time elapsed: 767 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 366/399 157/2000 CO4-PT-16-LTLFireability-07 23232460 m, 53165 m/sec, 122910939 t fired, .
[lola][.]
[lola][.] Time elapsed: 772 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 371/399 159/2000 CO4-PT-16-LTLFireability-07 23514614 m, 56430 m/sec, 124679837 t fired, .
[lola][.]
[lola][.] Time elapsed: 777 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 376/399 161/2000 CO4-PT-16-LTLFireability-07 23787160 m, 54509 m/sec, 126457983 t fired, .
[lola][.]
[lola][.] Time elapsed: 782 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 381/399 163/2000 CO4-PT-16-LTLFireability-07 24073260 m, 57220 m/sec, 128325756 t fired, .
[lola][.]
[lola][.] Time elapsed: 787 secs. Pages in use: 163
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 386/399 165/2000 CO4-PT-16-LTLFireability-07 24339143 m, 53176 m/sec, 130005300 t fired, .
[lola][.]
[lola][.] Time elapsed: 792 secs. Pages in use: 165
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 391/399 166/2000 CO4-PT-16-LTLFireability-07 24600774 m, 52326 m/sec, 131599898 t fired, .
[lola][.]
[lola][.] Time elapsed: 797 secs. Pages in use: 166
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 396/399 168/2000 CO4-PT-16-LTLFireability-07 24862400 m, 52325 m/sec, 133219355 t fired, .
[lola][.]
[lola][.] Time elapsed: 802 secs. Pages in use: 168
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 22 (type EXCL) for CO4-PT-16-LTLFireability-07 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 807 secs. Pages in use: 170
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-16-LTLFireability-05
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 22 (type EXCL) for 21 CO4-PT-16-LTLFireability-07
[lola][I] time limit : 2793 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 16 (type EXCL) for CO4-PT-16-LTLFireability-05
[lola][I] result : false
[lola][I] markings : 52
[lola][I] fired transitions : 52
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 5/399 4/5 CO4-PT-16-LTLFireability-07 446960 m, -4883088 m/sec, 1829033 t fired, .
[lola][.]
[lola][.] Time elapsed: 812 secs. Pages in use: 176
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] CANCELED task # 22 (type EXCL) for CO4-PT-16-LTLFireability-07 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-03: F 0 1 0 0 2 0 0 0
[lola][.] CO4-PT-16-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] CO4-PT-16-LTLFireability-14: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 817 secs. Pages in use: 178
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 13 (type EXCL) for 12 CO4-PT-16-LTLFireability-04
[lola][I] time limit : 463 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for CO4-PT-16-LTLFireability-04
[lola][I] result : false
[lola][I] markings : 52
[lola][I] fired transitions : 52
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-16-LTLFireability-01
[lola][I] time limit : 556 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 4 (type EXCL) for CO4-PT-16-LTLFireability-01
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-16-LTLFireability-00
[lola][I] time limit : 695 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 1 (type EXCL) for CO4-PT-16-LTLFireability-00
[lola][I] result : false
[lola][I] markings : 53
[lola][I] fired transitions : 54
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 54 (type EXCL) for 42 CO4-PT-16-LTLFireability-14
[lola][I] time limit : 927 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 54 (type EXCL) for CO4-PT-16-LTLFireability-14
[lola][I] result : true
[lola][I] markings : 12
[lola][I] fired transitions : 11
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 49 (type EXCL) for 9 CO4-PT-16-LTLFireability-03
[lola][I] time limit : 1391 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 49 (type EXCL) for CO4-PT-16-LTLFireability-03
[lola][I] result : true
[lola][I] markings : 12
[lola][I] fired transitions : 11
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 31 (type EXCL) for 30 CO4-PT-16-LTLFireability-10
[lola][I] time limit : 2783 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 31 (type EXCL) for CO4-PT-16-LTLFireability-10
[lola][I] result : false
[lola][I] markings : 12
[lola][I] fired transitions : 12
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 822 secs. Pages in use: 178
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 827 secs. Pages in use: 178
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 832 secs. Pages in use: 180
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 837 secs. Pages in use: 182
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 842 secs. Pages in use: 184
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 847 secs. Pages in use: 186
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 852 secs. Pages in use: 188
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 857 secs. Pages in use: 191
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 862 secs. Pages in use: 193
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 867 secs. Pages in use: 194
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 872 secs. Pages in use: 196
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 877 secs. Pages in use: 198
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 882 secs. Pages in use: 200
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 887 secs. Pages in use: 202
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 892 secs. Pages in use: 204
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 897 secs. Pages in use: 206
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 902 secs. Pages in use: 208
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 907 secs. Pages in use: 210
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 912 secs. Pages in use: 212
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 917 secs. Pages in use: 214
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 922 secs. Pages in use: 216
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 927 secs. Pages in use: 218
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 932 secs. Pages in use: 220
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 937 secs. Pages in use: 221
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 942 secs. Pages in use: 223
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 947 secs. Pages in use: 225
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 952 secs. Pages in use: 227
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 957 secs. Pages in use: 228
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 962 secs. Pages in use: 230
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 967 secs. Pages in use: 231
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 972 secs. Pages in use: 233
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 977 secs. Pages in use: 235
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 982 secs. Pages in use: 237
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 987 secs. Pages in use: 239
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 992 secs. Pages in use: 241
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 997 secs. Pages in use: 243
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1002 secs. Pages in use: 245
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1007 secs. Pages in use: 247
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1012 secs. Pages in use: 249
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1017 secs. Pages in use: 251
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1022 secs. Pages in use: 253
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1027 secs. Pages in use: 255
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1032 secs. Pages in use: 257
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1037 secs. Pages in use: 258
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1042 secs. Pages in use: 260
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1047 secs. Pages in use: 263
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1052 secs. Pages in use: 265
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1057 secs. Pages in use: 267
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1062 secs. Pages in use: 269
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1067 secs. Pages in use: 271
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1072 secs. Pages in use: 272
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1077 secs. Pages in use: 274
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1082 secs. Pages in use: 276
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1087 secs. Pages in use: 278
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1092 secs. Pages in use: 280
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1097 secs. Pages in use: 281
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1102 secs. Pages in use: 283
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1107 secs. Pages in use: 285
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1112 secs. Pages in use: 287
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1117 secs. Pages in use: 288
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1122 secs. Pages in use: 289
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1127 secs. Pages in use: 291
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1132 secs. Pages in use: 293
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1137 secs. Pages in use: 295
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1142 secs. Pages in use: 297
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1147 secs. Pages in use: 299
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1152 secs. Pages in use: 301
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1157 secs. Pages in use: 304
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1162 secs. Pages in use: 306
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1167 secs. Pages in use: 308
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1172 secs. Pages in use: 310
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1177 secs. Pages in use: 311
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1182 secs. Pages in use: 313
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1187 secs. Pages in use: 315
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1192 secs. Pages in use: 317
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1197 secs. Pages in use: 319
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1202 secs. Pages in use: 321
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1207 secs. Pages in use: 323
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1212 secs. Pages in use: 326
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1217 secs. Pages in use: 328
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1222 secs. Pages in use: 330
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1227 secs. Pages in use: 331
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1232 secs. Pages in use: 333
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1237 secs. Pages in use: 335
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1242 secs. Pages in use: 337
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1247 secs. Pages in use: 339
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1252 secs. Pages in use: 341
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1257 secs. Pages in use: 342
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1262 secs. Pages in use: 344
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1267 secs. Pages in use: 346
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1272 secs. Pages in use: 347
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1277 secs. Pages in use: 349
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1282 secs. Pages in use: 351
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1287 secs. Pages in use: 353
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1292 secs. Pages in use: 356
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1297 secs. Pages in use: 359
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1302 secs. Pages in use: 362
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1307 secs. Pages in use: 365
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1312 secs. Pages in use: 368
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1317 secs. Pages in use: 370
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1322 secs. Pages in use: 373
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1327 secs. Pages in use: 376
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1332 secs. Pages in use: 378
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1337 secs. Pages in use: 381
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1342 secs. Pages in use: 384
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1347 secs. Pages in use: 386
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1352 secs. Pages in use: 388
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1357 secs. Pages in use: 391
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1362 secs. Pages in use: 393
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1367 secs. Pages in use: 395
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1372 secs. Pages in use: 397
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1377 secs. Pages in use: 400
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1382 secs. Pages in use: 402
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1387 secs. Pages in use: 404
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1392 secs. Pages in use: 405
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1397 secs. Pages in use: 407
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1402 secs. Pages in use: 410
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1407 secs. Pages in use: 412
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1412 secs. Pages in use: 414
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1417 secs. Pages in use: 416
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1422 secs. Pages in use: 418
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1427 secs. Pages in use: 421
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1432 secs. Pages in use: 423
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1437 secs. Pages in use: 425
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1442 secs. Pages in use: 427
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1447 secs. Pages in use: 429
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1452 secs. Pages in use: 431
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1457 secs. Pages in use: 433
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1462 secs. Pages in use: 434
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1467 secs. Pages in use: 437
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1472 secs. Pages in use: 439
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1477 secs. Pages in use: 441
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1482 secs. Pages in use: 443
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1487 secs. Pages in use: 445
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1492 secs. Pages in use: 447
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1497 secs. Pages in use: 449
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1502 secs. Pages in use: 450
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1507 secs. Pages in use: 452
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1512 secs. Pages in use: 454
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1517 secs. Pages in use: 456
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1522 secs. Pages in use: 458
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1527 secs. Pages in use: 459
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1532 secs. Pages in use: 461
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1537 secs. Pages in use: 462
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1542 secs. Pages in use: 464
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1547 secs. Pages in use: 466
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1552 secs. Pages in use: 468
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1557 secs. Pages in use: 470
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1562 secs. Pages in use: 472
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1567 secs. Pages in use: 474
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1572 secs. Pages in use: 476
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1577 secs. Pages in use: 479
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1582 secs. Pages in use: 481
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1587 secs. Pages in use: 483
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1592 secs. Pages in use: 485
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1597 secs. Pages in use: 487
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1602 secs. Pages in use: 489
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1607 secs. Pages in use: 490
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1612 secs. Pages in use: 492
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1617 secs. Pages in use: 494
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1622 secs. Pages in use: 497
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1627 secs. Pages in use: 499
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1632 secs. Pages in use: 501
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1637 secs. Pages in use: 503
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1642 secs. Pages in use: 505
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1647 secs. Pages in use: 507
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1652 secs. Pages in use: 508
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1657 secs. Pages in use: 510
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1662 secs. Pages in use: 512
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1667 secs. Pages in use: 514
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1672 secs. Pages in use: 516
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1677 secs. Pages in use: 517
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1682 secs. Pages in use: 519
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1687 secs. Pages in use: 520
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1692 secs. Pages in use: 522
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1697 secs. Pages in use: 524
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1702 secs. Pages in use: 526
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1707 secs. Pages in use: 529
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1712 secs. Pages in use: 532
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1717 secs. Pages in use: 535
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1722 secs. Pages in use: 538
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1727 secs. Pages in use: 541
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1732 secs. Pages in use: 543
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1737 secs. Pages in use: 546
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1742 secs. Pages in use: 549
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1747 secs. Pages in use: 551
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1752 secs. Pages in use: 554
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1757 secs. Pages in use: 557
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1762 secs. Pages in use: 559
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1767 secs. Pages in use: 562
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1772 secs. Pages in use: 564
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1777 secs. Pages in use: 566
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1782 secs. Pages in use: 569
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1787 secs. Pages in use: 571
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1792 secs. Pages in use: 573
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1797 secs. Pages in use: 575
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1802 secs. Pages in use: 577
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1807 secs. Pages in use: 579
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1812 secs. Pages in use: 581
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1817 secs. Pages in use: 583
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1822 secs. Pages in use: 586
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1827 secs. Pages in use: 589
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1832 secs. Pages in use: 592
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1837 secs. Pages in use: 595
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1842 secs. Pages in use: 598
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1847 secs. Pages in use: 601
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1852 secs. Pages in use: 603
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1857 secs. Pages in use: 606
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1862 secs. Pages in use: 608
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1867 secs. Pages in use: 611
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1872 secs. Pages in use: 614
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1877 secs. Pages in use: 616
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1882 secs. Pages in use: 619
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1887 secs. Pages in use: 621
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1892 secs. Pages in use: 623
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1897 secs. Pages in use: 626
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1902 secs. Pages in use: 628
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1907 secs. Pages in use: 630
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1912 secs. Pages in use: 632
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1917 secs. Pages in use: 634
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1922 secs. Pages in use: 636
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1927 secs. Pages in use: 638
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1932 secs. Pages in use: 640
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1937 secs. Pages in use: 642
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1942 secs. Pages in use: 645
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1947 secs. Pages in use: 647
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1952 secs. Pages in use: 649
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1957 secs. Pages in use: 651
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1962 secs. Pages in use: 653
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1967 secs. Pages in use: 656
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1972 secs. Pages in use: 658
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1977 secs. Pages in use: 659
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1982 secs. Pages in use: 661
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1987 secs. Pages in use: 663
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1992 secs. Pages in use: 665
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 1997 secs. Pages in use: 667
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2002 secs. Pages in use: 669
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2007 secs. Pages in use: 671
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2012 secs. Pages in use: 673
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2017 secs. Pages in use: 675
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2022 secs. Pages in use: 677
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2027 secs. Pages in use: 679
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2032 secs. Pages in use: 681
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2037 secs. Pages in use: 683
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2042 secs. Pages in use: 685
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2047 secs. Pages in use: 686
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2052 secs. Pages in use: 688
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2057 secs. Pages in use: 690
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2062 secs. Pages in use: 692
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2067 secs. Pages in use: 693
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2072 secs. Pages in use: 695
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2077 secs. Pages in use: 696
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2082 secs. Pages in use: 698
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2087 secs. Pages in use: 700
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2092 secs. Pages in use: 703
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2097 secs. Pages in use: 706
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2102 secs. Pages in use: 709
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2107 secs. Pages in use: 712
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2112 secs. Pages in use: 714
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] CO4-PT-16-LTLFireability-00: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-01: LTL true LTL model checker
[lola][.] CO4-PT-16-LTLFireability-02: INITIAL false preprocessing
[lola][.] CO4-PT-16-LTLFireability-03: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-04: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-05: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-06: INITIAL true preprocessing
[lola][.] CO4-PT-16-LTLFireability-08: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-10: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-11: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-12: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-13: LTL false LTL model checker
[lola][.] CO4-PT-16-LTLFireability-14: F false state space / EG
[lola][.] CO4-PT-16-LTLFireability-15: INITIAL true preprocessing
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] CO4-PT-16-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[lola][.] CO4-PT-16-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 2132 secs. Pages in use: 716
[lola][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 399 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml