About the Execution of LoLA for CO4-PT-16
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11547.655 | 3600000.00 | 2669874.00 | 9149.50 | ?????F??TT?F???T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400122.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-16, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400122
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 8.6K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 11K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 260K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-16-CTLFireability-2024-00
FORMULA_NAME CO4-PT-16-CTLFireability-2024-01
FORMULA_NAME CO4-PT-16-CTLFireability-2024-02
FORMULA_NAME CO4-PT-16-CTLFireability-2024-03
FORMULA_NAME CO4-PT-16-CTLFireability-2024-04
FORMULA_NAME CO4-PT-16-CTLFireability-2024-05
FORMULA_NAME CO4-PT-16-CTLFireability-2024-06
FORMULA_NAME CO4-PT-16-CTLFireability-2024-07
FORMULA_NAME CO4-PT-16-CTLFireability-2024-08
FORMULA_NAME CO4-PT-16-CTLFireability-2024-09
FORMULA_NAME CO4-PT-16-CTLFireability-2024-10
FORMULA_NAME CO4-PT-16-CTLFireability-2024-11
FORMULA_NAME CO4-PT-16-CTLFireability-2024-12
FORMULA_NAME CO4-PT-16-CTLFireability-2024-13
FORMULA_NAME CO4-PT-16-CTLFireability-2024-14
FORMULA_NAME CO4-PT-16-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717404677261
FORMULA CO4-PT-16-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-16-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 180 transitions removed,116 places removed
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 CO4-PT-16-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for CO4-PT-16-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 27 CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 27 CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 CO4-PT-16-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for CO4-PT-16-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for CO4-PT-16-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 15 CO4-PT-16-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CO4-PT-16-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16813
[[35mlola[0m][I] fired transitions : 75698
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 15 CO4-PT-16-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 12 CO4-PT-16-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 12 CO4-PT-16-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for CO4-PT-16-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 38
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for CO4-PT-16-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-16-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-16-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-16-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for CO4-PT-16-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for CO4-PT-16-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for CO4-PT-16-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 4/299 3/2000 CO4-PT-16-CTLFireability-2024-14 508687 m, 101737 m/sec, 1635911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 9/299 5/2000 CO4-PT-16-CTLFireability-2024-14 1047817 m, 107826 m/sec, 3377287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 14/299 7/2000 CO4-PT-16-CTLFireability-2024-14 1519984 m, 94433 m/sec, 5189093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 19/299 9/2000 CO4-PT-16-CTLFireability-2024-14 1995459 m, 95095 m/sec, 6950809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 24/299 11/2000 CO4-PT-16-CTLFireability-2024-14 2418017 m, 84511 m/sec, 8672196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 29/299 13/2000 CO4-PT-16-CTLFireability-2024-14 2858978 m, 88192 m/sec, 10389367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 34/299 15/2000 CO4-PT-16-CTLFireability-2024-14 3344709 m, 97146 m/sec, 12140810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 39/299 17/2000 CO4-PT-16-CTLFireability-2024-14 3921452 m, 115348 m/sec, 13774550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 44/299 20/2000 CO4-PT-16-CTLFireability-2024-14 4536566 m, 123022 m/sec, 15412830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 49/299 22/2000 CO4-PT-16-CTLFireability-2024-14 4999719 m, 92630 m/sec, 17184643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 54/299 25/2000 CO4-PT-16-CTLFireability-2024-14 5556507 m, 111357 m/sec, 19008372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 59/299 27/2000 CO4-PT-16-CTLFireability-2024-14 6083981 m, 105494 m/sec, 20658167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 64/299 29/2000 CO4-PT-16-CTLFireability-2024-14 6538990 m, 91001 m/sec, 22402356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 69/299 31/2000 CO4-PT-16-CTLFireability-2024-14 6884038 m, 69009 m/sec, 24106922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 74/299 32/2000 CO4-PT-16-CTLFireability-2024-14 7211899 m, 65572 m/sec, 25768323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 79/299 34/2000 CO4-PT-16-CTLFireability-2024-14 7534176 m, 64455 m/sec, 27227199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 84/299 36/2000 CO4-PT-16-CTLFireability-2024-14 7955687 m, 84302 m/sec, 28682658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 89/299 37/2000 CO4-PT-16-CTLFireability-2024-14 8230872 m, 55037 m/sec, 30050428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 94/299 38/2000 CO4-PT-16-CTLFireability-2024-14 8618441 m, 77513 m/sec, 31638267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 99/299 40/2000 CO4-PT-16-CTLFireability-2024-14 9069133 m, 90138 m/sec, 33416495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 104/299 43/2000 CO4-PT-16-CTLFireability-2024-14 9551135 m, 96400 m/sec, 35064192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 109/299 45/2000 CO4-PT-16-CTLFireability-2024-14 10041878 m, 98148 m/sec, 36652684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 114/299 47/2000 CO4-PT-16-CTLFireability-2024-14 10638480 m, 119320 m/sec, 38286415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 119/299 49/2000 CO4-PT-16-CTLFireability-2024-14 11080859 m, 88475 m/sec, 39805057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 124/299 51/2000 CO4-PT-16-CTLFireability-2024-14 11503735 m, 84575 m/sec, 41378673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 129/299 52/2000 CO4-PT-16-CTLFireability-2024-14 11890781 m, 77409 m/sec, 42925102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 134/299 54/2000 CO4-PT-16-CTLFireability-2024-14 12355083 m, 92860 m/sec, 44540548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 139/299 56/2000 CO4-PT-16-CTLFireability-2024-14 12819297 m, 92842 m/sec, 45992552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 144/299 57/2000 CO4-PT-16-CTLFireability-2024-14 13089402 m, 54021 m/sec, 47296308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 149/299 59/2000 CO4-PT-16-CTLFireability-2024-14 13374158 m, 56951 m/sec, 48719494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 154/299 60/2000 CO4-PT-16-CTLFireability-2024-14 13643278 m, 53824 m/sec, 50011937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 159/299 61/2000 CO4-PT-16-CTLFireability-2024-14 13936034 m, 58551 m/sec, 51438435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 164/299 62/2000 CO4-PT-16-CTLFireability-2024-14 14250001 m, 62793 m/sec, 52897684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 169/299 64/2000 CO4-PT-16-CTLFireability-2024-14 14647336 m, 79467 m/sec, 54496317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 174/299 66/2000 CO4-PT-16-CTLFireability-2024-14 15036264 m, 77785 m/sec, 55940488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 179/299 68/2000 CO4-PT-16-CTLFireability-2024-14 15473714 m, 87490 m/sec, 57592050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 184/299 69/2000 CO4-PT-16-CTLFireability-2024-14 15850256 m, 75308 m/sec, 59270279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 189/299 71/2000 CO4-PT-16-CTLFireability-2024-14 16262859 m, 82520 m/sec, 61051737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 194/299 73/2000 CO4-PT-16-CTLFireability-2024-14 16594855 m, 66399 m/sec, 62586719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 199/299 74/2000 CO4-PT-16-CTLFireability-2024-14 16941685 m, 69366 m/sec, 64172490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 204/299 76/2000 CO4-PT-16-CTLFireability-2024-14 17235512 m, 58765 m/sec, 65556528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 209/299 77/2000 CO4-PT-16-CTLFireability-2024-14 17581279 m, 69153 m/sec, 67201287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 214/299 79/2000 CO4-PT-16-CTLFireability-2024-14 17936822 m, 71108 m/sec, 68765152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 219/299 80/2000 CO4-PT-16-CTLFireability-2024-14 18302531 m, 73141 m/sec, 70371852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 224/299 82/2000 CO4-PT-16-CTLFireability-2024-14 18597497 m, 58993 m/sec, 71778326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 229/299 83/2000 CO4-PT-16-CTLFireability-2024-14 18859248 m, 52350 m/sec, 73198085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 234/299 84/2000 CO4-PT-16-CTLFireability-2024-14 19208762 m, 69902 m/sec, 74809758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 239/299 86/2000 CO4-PT-16-CTLFireability-2024-14 19645509 m, 87349 m/sec, 76543916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 244/299 88/2000 CO4-PT-16-CTLFireability-2024-14 20004954 m, 71889 m/sec, 78337346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 249/299 89/2000 CO4-PT-16-CTLFireability-2024-14 20361802 m, 71369 m/sec, 80088700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 254/299 91/2000 CO4-PT-16-CTLFireability-2024-14 20737979 m, 75235 m/sec, 81810027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 259/299 92/2000 CO4-PT-16-CTLFireability-2024-14 21173671 m, 87138 m/sec, 83550974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 264/299 94/2000 CO4-PT-16-CTLFireability-2024-14 21579605 m, 81186 m/sec, 85333677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 269/299 96/2000 CO4-PT-16-CTLFireability-2024-14 22034515 m, 90982 m/sec, 86963897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 274/299 98/2000 CO4-PT-16-CTLFireability-2024-14 22463177 m, 85732 m/sec, 88583641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 279/299 100/2000 CO4-PT-16-CTLFireability-2024-14 22940665 m, 95497 m/sec, 90216159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 284/299 101/2000 CO4-PT-16-CTLFireability-2024-14 23306514 m, 73169 m/sec, 91754304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 289/299 103/2000 CO4-PT-16-CTLFireability-2024-14 23593845 m, 57466 m/sec, 93270796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 294/299 104/2000 CO4-PT-16-CTLFireability-2024-14 23866368 m, 54504 m/sec, 94806367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 299/299 106/2000 CO4-PT-16-CTLFireability-2024-14 24314377 m, 89601 m/sec, 96302126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for CO4-PT-16-CTLFireability-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CO4-PT-16-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-16-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 3288 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for CO4-PT-16-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/298 3/5 CO4-PT-16-CTLFireability-2024-14 604220 m, -4742031 m/sec, 1899990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/298 5/5 CO4-PT-16-CTLFireability-2024-14 1109075 m, 100971 m/sec, 3665279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for CO4-PT-16-CTLFireability-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-16-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 5/327 3/2000 CO4-PT-16-CTLFireability-2024-12 592919 m, 118583 m/sec, 1956023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 10/327 5/2000 CO4-PT-16-CTLFireability-2024-12 1140037 m, 109423 m/sec, 3720218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 15/327 7/2000 CO4-PT-16-CTLFireability-2024-12 1610181 m, 94028 m/sec, 5557416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 20/327 9/2000 CO4-PT-16-CTLFireability-2024-12 2089038 m, 95771 m/sec, 7347486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 25/327 11/2000 CO4-PT-16-CTLFireability-2024-12 2510602 m, 84312 m/sec, 9113709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 30/327 13/2000 CO4-PT-16-CTLFireability-2024-12 2991341 m, 96147 m/sec, 10872607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 35/327 15/2000 CO4-PT-16-CTLFireability-2024-12 3505805 m, 102892 m/sec, 12566105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 40/327 18/2000 CO4-PT-16-CTLFireability-2024-12 4081338 m, 115106 m/sec, 14188060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 45/327 20/2000 CO4-PT-16-CTLFireability-2024-12 4552642 m, 94260 m/sec, 15906064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 50/327 23/2000 CO4-PT-16-CTLFireability-2024-12 5109584 m, 111388 m/sec, 17573082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 55/327 25/2000 CO4-PT-16-CTLFireability-2024-12 5601851 m, 98453 m/sec, 19262302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 60/327 27/2000 CO4-PT-16-CTLFireability-2024-12 6145406 m, 108711 m/sec, 21044207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 65/327 30/2000 CO4-PT-16-CTLFireability-2024-12 6647115 m, 100341 m/sec, 22736963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 70/327 32/2000 CO4-PT-16-CTLFireability-2024-12 7079053 m, 86387 m/sec, 24466004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 75/327 33/2000 CO4-PT-16-CTLFireability-2024-12 7436075 m, 71404 m/sec, 26161549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 80/327 35/2000 CO4-PT-16-CTLFireability-2024-12 7752958 m, 63376 m/sec, 27751637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 85/327 37/2000 CO4-PT-16-CTLFireability-2024-12 8158211 m, 81050 m/sec, 29423334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 90/327 39/2000 CO4-PT-16-CTLFireability-2024-12 8680586 m, 104475 m/sec, 31074736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 95/327 40/2000 CO4-PT-16-CTLFireability-2024-12 9029170 m, 69716 m/sec, 32481074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 100/327 42/2000 CO4-PT-16-CTLFireability-2024-12 9308813 m, 55928 m/sec, 33816455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 105/327 43/2000 CO4-PT-16-CTLFireability-2024-12 9674163 m, 73070 m/sec, 35415949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 110/327 45/2000 CO4-PT-16-CTLFireability-2024-12 10169309 m, 99029 m/sec, 37275939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 115/327 48/2000 CO4-PT-16-CTLFireability-2024-12 10669264 m, 99991 m/sec, 38999181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 120/327 50/2000 CO4-PT-16-CTLFireability-2024-12 11191579 m, 104463 m/sec, 40635749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 125/327 52/2000 CO4-PT-16-CTLFireability-2024-12 11781001 m, 117884 m/sec, 42339776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 130/327 54/2000 CO4-PT-16-CTLFireability-2024-12 12099896 m, 63779 m/sec, 43942397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 135/327 55/2000 CO4-PT-16-CTLFireability-2024-12 12517042 m, 83429 m/sec, 45780987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 140/327 57/2000 CO4-PT-16-CTLFireability-2024-12 12917020 m, 79995 m/sec, 47480536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 145/327 59/2000 CO4-PT-16-CTLFireability-2024-12 13327165 m, 82029 m/sec, 49126733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 150/327 61/2000 CO4-PT-16-CTLFireability-2024-12 13726667 m, 79900 m/sec, 50698578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 155/327 63/2000 CO4-PT-16-CTLFireability-2024-12 14192848 m, 93236 m/sec, 52353054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 160/327 64/2000 CO4-PT-16-CTLFireability-2024-12 14638545 m, 89139 m/sec, 53727934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 165/327 66/2000 CO4-PT-16-CTLFireability-2024-12 14908075 m, 53906 m/sec, 55050423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 170/327 67/2000 CO4-PT-16-CTLFireability-2024-12 15176149 m, 53614 m/sec, 56399547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 175/327 68/2000 CO4-PT-16-CTLFireability-2024-12 15435495 m, 51869 m/sec, 57667987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 180/327 69/2000 CO4-PT-16-CTLFireability-2024-12 15701619 m, 53224 m/sec, 59004050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 185/327 71/2000 CO4-PT-16-CTLFireability-2024-12 16096557 m, 78987 m/sec, 60682323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 190/327 72/2000 CO4-PT-16-CTLFireability-2024-12 16426090 m, 65906 m/sec, 62100446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 195/327 73/2000 CO4-PT-16-CTLFireability-2024-12 16724495 m, 59681 m/sec, 63500156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 200/327 75/2000 CO4-PT-16-CTLFireability-2024-12 17078272 m, 70755 m/sec, 65056034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 205/327 76/2000 CO4-PT-16-CTLFireability-2024-12 17412163 m, 66778 m/sec, 66643506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 210/327 78/2000 CO4-PT-16-CTLFireability-2024-12 17748880 m, 67343 m/sec, 68255167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 215/327 79/2000 CO4-PT-16-CTLFireability-2024-12 18071445 m, 64513 m/sec, 69743750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 220/327 81/2000 CO4-PT-16-CTLFireability-2024-12 18407138 m, 67138 m/sec, 71350700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 225/327 82/2000 CO4-PT-16-CTLFireability-2024-12 18694456 m, 57463 m/sec, 72763192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 230/327 84/2000 CO4-PT-16-CTLFireability-2024-12 19057362 m, 72581 m/sec, 74398694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 235/327 86/2000 CO4-PT-16-CTLFireability-2024-12 19539372 m, 96402 m/sec, 76156389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 240/327 87/2000 CO4-PT-16-CTLFireability-2024-12 19920528 m, 76231 m/sec, 77934369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 245/327 89/2000 CO4-PT-16-CTLFireability-2024-12 20298008 m, 75496 m/sec, 79729529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 250/327 90/2000 CO4-PT-16-CTLFireability-2024-12 20673338 m, 75066 m/sec, 81484510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 255/327 92/2000 CO4-PT-16-CTLFireability-2024-12 21089302 m, 83192 m/sec, 83249156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 260/327 94/2000 CO4-PT-16-CTLFireability-2024-12 21524095 m, 86958 m/sec, 85000365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 265/327 96/2000 CO4-PT-16-CTLFireability-2024-12 21935854 m, 82351 m/sec, 86782171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 270/327 98/2000 CO4-PT-16-CTLFireability-2024-12 22419716 m, 96772 m/sec, 88387575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 275/327 100/2000 CO4-PT-16-CTLFireability-2024-12 22881991 m, 92455 m/sec, 90033259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 280/327 101/2000 CO4-PT-16-CTLFireability-2024-12 23239691 m, 71540 m/sec, 91400223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 285/327 103/2000 CO4-PT-16-CTLFireability-2024-12 23575662 m, 67194 m/sec, 92454421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 290/327 104/2000 CO4-PT-16-CTLFireability-2024-12 23812149 m, 47297 m/sec, 93576420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 295/327 105/2000 CO4-PT-16-CTLFireability-2024-12 24058534 m, 49277 m/sec, 94831464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 300/327 106/2000 CO4-PT-16-CTLFireability-2024-12 24341109 m, 56515 m/sec, 96036465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 305/327 107/2000 CO4-PT-16-CTLFireability-2024-12 24620351 m, 55848 m/sec, 97158068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 310/327 108/2000 CO4-PT-16-CTLFireability-2024-12 24922367 m, 60403 m/sec, 98368330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 315/327 110/2000 CO4-PT-16-CTLFireability-2024-12 25242371 m, 64000 m/sec, 99636638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 320/327 112/2000 CO4-PT-16-CTLFireability-2024-12 25695285 m, 90582 m/sec, 101052189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 325/327 113/2000 CO4-PT-16-CTLFireability-2024-12 25992235 m, 59390 m/sec, 102549595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 45 (type EXCL) for CO4-PT-16-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 34 CO4-PT-16-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-16-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 2943 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for CO4-PT-16-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 5/327 3/5 CO4-PT-16-CTLFireability-2024-12 577385 m, -5082970 m/sec, 1914214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 10/327 5/5 CO4-PT-16-CTLFireability-2024-12 1123099 m, 109142 m/sec, 3652335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 45 (type EXCL) for CO4-PT-16-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 CO4-PT-16-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for CO4-PT-16-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 CO4-PT-16-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 418 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/418 3/2000 CO4-PT-16-CTLFireability-2024-06 542284 m, 108456 m/sec, 1774489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/418 5/2000 CO4-PT-16-CTLFireability-2024-06 1119615 m, 115466 m/sec, 3500756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 15/418 8/2000 CO4-PT-16-CTLFireability-2024-06 1706719 m, 117420 m/sec, 5126035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 20/418 11/2000 CO4-PT-16-CTLFireability-2024-06 2284363 m, 115528 m/sec, 6775411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 25/418 13/2000 CO4-PT-16-CTLFireability-2024-06 2730327 m, 89192 m/sec, 8504559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 30/418 15/2000 CO4-PT-16-CTLFireability-2024-06 3319221 m, 117778 m/sec, 10286690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 35/418 17/2000 CO4-PT-16-CTLFireability-2024-06 3761893 m, 88534 m/sec, 11890422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 40/418 19/2000 CO4-PT-16-CTLFireability-2024-06 4112105 m, 70042 m/sec, 13562953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 45/418 21/2000 CO4-PT-16-CTLFireability-2024-06 4438699 m, 65318 m/sec, 15153239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 50/418 22/2000 CO4-PT-16-CTLFireability-2024-06 4775826 m, 67425 m/sec, 16767465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 55/418 23/2000 CO4-PT-16-CTLFireability-2024-06 5079762 m, 60787 m/sec, 18029325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 60/418 25/2000 CO4-PT-16-CTLFireability-2024-06 5486874 m, 81422 m/sec, 19511798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 65/418 26/2000 CO4-PT-16-CTLFireability-2024-06 5763866 m, 55398 m/sec, 20883678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 70/418 28/2000 CO4-PT-16-CTLFireability-2024-06 6227833 m, 92793 m/sec, 22667864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 75/418 30/2000 CO4-PT-16-CTLFireability-2024-06 6699041 m, 94241 m/sec, 24484255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 80/418 33/2000 CO4-PT-16-CTLFireability-2024-06 7171634 m, 94518 m/sec, 26132024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 85/418 35/2000 CO4-PT-16-CTLFireability-2024-06 7704374 m, 106548 m/sec, 27736979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 90/418 37/2000 CO4-PT-16-CTLFireability-2024-06 8281217 m, 115368 m/sec, 29444800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 95/418 39/2000 CO4-PT-16-CTLFireability-2024-06 8767171 m, 97190 m/sec, 31013204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 100/418 41/2000 CO4-PT-16-CTLFireability-2024-06 9176309 m, 81827 m/sec, 32649449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 105/418 43/2000 CO4-PT-16-CTLFireability-2024-06 9577774 m, 80293 m/sec, 34214078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 110/418 45/2000 CO4-PT-16-CTLFireability-2024-06 10015478 m, 87540 m/sec, 35839732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 115/418 47/2000 CO4-PT-16-CTLFireability-2024-06 10522904 m, 101485 m/sec, 37284276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 120/418 48/2000 CO4-PT-16-CTLFireability-2024-06 10786105 m, 52640 m/sec, 38547916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 125/418 49/2000 CO4-PT-16-CTLFireability-2024-06 11087002 m, 60179 m/sec, 40011702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 130/418 50/2000 CO4-PT-16-CTLFireability-2024-06 11337824 m, 50164 m/sec, 41303839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 135/418 51/2000 CO4-PT-16-CTLFireability-2024-06 11622374 m, 56910 m/sec, 42697477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 140/418 53/2000 CO4-PT-16-CTLFireability-2024-06 11907338 m, 56992 m/sec, 44092427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 145/418 54/2000 CO4-PT-16-CTLFireability-2024-06 12351126 m, 88757 m/sec, 45783508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 150/418 56/2000 CO4-PT-16-CTLFireability-2024-06 12718829 m, 73540 m/sec, 47224325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 155/418 58/2000 CO4-PT-16-CTLFireability-2024-06 13174377 m, 91109 m/sec, 48936271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 160/418 60/2000 CO4-PT-16-CTLFireability-2024-06 13501591 m, 65442 m/sec, 50463590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 165/418 61/2000 CO4-PT-16-CTLFireability-2024-06 13927129 m, 85107 m/sec, 52290784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 170/418 63/2000 CO4-PT-16-CTLFireability-2024-06 14243057 m, 63185 m/sec, 53793155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 175/418 64/2000 CO4-PT-16-CTLFireability-2024-06 14592939 m, 69976 m/sec, 55312244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 180/418 66/2000 CO4-PT-16-CTLFireability-2024-06 14942762 m, 69964 m/sec, 56883727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 185/418 67/2000 CO4-PT-16-CTLFireability-2024-06 15268316 m, 65110 m/sec, 58438524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 190/418 69/2000 CO4-PT-16-CTLFireability-2024-06 15614064 m, 69149 m/sec, 60027295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 195/418 70/2000 CO4-PT-16-CTLFireability-2024-06 15911818 m, 59550 m/sec, 61456071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 200/418 71/2000 CO4-PT-16-CTLFireability-2024-06 16193370 m, 56310 m/sec, 62832240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 205/418 73/2000 CO4-PT-16-CTLFireability-2024-06 16518365 m, 64999 m/sec, 64380641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 210/418 75/2000 CO4-PT-16-CTLFireability-2024-06 16936811 m, 83689 m/sec, 66052839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 215/418 76/2000 CO4-PT-16-CTLFireability-2024-06 17331233 m, 78884 m/sec, 67708113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 220/418 78/2000 CO4-PT-16-CTLFireability-2024-06 17792817 m, 92316 m/sec, 69460999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 225/418 80/2000 CO4-PT-16-CTLFireability-2024-06 18156289 m, 72694 m/sec, 71260970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 230/418 81/2000 CO4-PT-16-CTLFireability-2024-06 18508959 m, 70534 m/sec, 72984441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 235/418 83/2000 CO4-PT-16-CTLFireability-2024-06 18916582 m, 81524 m/sec, 74695303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 240/418 85/2000 CO4-PT-16-CTLFireability-2024-06 19382026 m, 93088 m/sec, 76457646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 245/418 87/2000 CO4-PT-16-CTLFireability-2024-06 19845175 m, 92629 m/sec, 78143922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 250/418 89/2000 CO4-PT-16-CTLFireability-2024-06 20336991 m, 98363 m/sec, 79665972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 255/418 91/2000 CO4-PT-16-CTLFireability-2024-06 20766952 m, 85992 m/sec, 81314828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 260/418 93/2000 CO4-PT-16-CTLFireability-2024-06 21250894 m, 96788 m/sec, 82975695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 265/418 94/2000 CO4-PT-16-CTLFireability-2024-06 21562086 m, 62238 m/sec, 84316423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 270/418 96/2000 CO4-PT-16-CTLFireability-2024-06 21895678 m, 66718 m/sec, 85751284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 275/418 97/2000 CO4-PT-16-CTLFireability-2024-06 22229105 m, 66685 m/sec, 87220064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 280/418 99/2000 CO4-PT-16-CTLFireability-2024-06 22617170 m, 77613 m/sec, 88778625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 285/418 100/2000 CO4-PT-16-CTLFireability-2024-06 22979196 m, 72405 m/sec, 90259470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 290/418 102/2000 CO4-PT-16-CTLFireability-2024-06 23395094 m, 83179 m/sec, 91805032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 295/418 104/2000 CO4-PT-16-CTLFireability-2024-06 23790106 m, 79002 m/sec, 93284224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 300/418 105/2000 CO4-PT-16-CTLFireability-2024-06 24103895 m, 62757 m/sec, 94583414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 305/418 106/2000 CO4-PT-16-CTLFireability-2024-06 24419702 m, 63161 m/sec, 96007723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 310/418 107/2000 CO4-PT-16-CTLFireability-2024-06 24721288 m, 60317 m/sec, 97460359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 315/418 109/2000 CO4-PT-16-CTLFireability-2024-06 25122096 m, 80161 m/sec, 99043903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 320/418 111/2000 CO4-PT-16-CTLFireability-2024-06 25519883 m, 79557 m/sec, 100613258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 325/418 112/2000 CO4-PT-16-CTLFireability-2024-06 25837640 m, 63551 m/sec, 101945526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 330/418 114/2000 CO4-PT-16-CTLFireability-2024-06 26302558 m, 92983 m/sec, 103537285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 335/418 116/2000 CO4-PT-16-CTLFireability-2024-06 26808246 m, 101137 m/sec, 105243080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 340/418 119/2000 CO4-PT-16-CTLFireability-2024-06 27373397 m, 113030 m/sec, 106876508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 345/418 122/2000 CO4-PT-16-CTLFireability-2024-06 27953415 m, 116003 m/sec, 108461982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 350/418 124/2000 CO4-PT-16-CTLFireability-2024-06 28453415 m, 100000 m/sec, 110091515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 355/418 126/2000 CO4-PT-16-CTLFireability-2024-06 28935201 m, 96357 m/sec, 111855502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 360/418 129/2000 CO4-PT-16-CTLFireability-2024-06 29485344 m, 110028 m/sec, 113507086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 365/418 130/2000 CO4-PT-16-CTLFireability-2024-06 29898287 m, 82588 m/sec, 115090596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 370/418 132/2000 CO4-PT-16-CTLFireability-2024-06 30235801 m, 67502 m/sec, 116684908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 375/418 133/2000 CO4-PT-16-CTLFireability-2024-06 30549721 m, 62784 m/sec, 118245783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 380/418 135/2000 CO4-PT-16-CTLFireability-2024-06 30874704 m, 64996 m/sec, 119781341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 385/418 136/2000 CO4-PT-16-CTLFireability-2024-06 31186438 m, 62346 m/sec, 121030996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 390/418 138/2000 CO4-PT-16-CTLFireability-2024-06 31574500 m, 77612 m/sec, 122478400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 395/418 139/2000 CO4-PT-16-CTLFireability-2024-06 31850022 m, 55104 m/sec, 123845707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 400/418 141/2000 CO4-PT-16-CTLFireability-2024-06 32317565 m, 93508 m/sec, 125632639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 405/418 143/2000 CO4-PT-16-CTLFireability-2024-06 32782900 m, 93067 m/sec, 127401330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 410/418 145/2000 CO4-PT-16-CTLFireability-2024-06 33244899 m, 92399 m/sec, 129015314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 415/418 147/2000 CO4-PT-16-CTLFireability-2024-06 33767889 m, 104598 m/sec, 130587800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for CO4-PT-16-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-16-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 418 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 CO4-PT-16-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2508 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for CO4-PT-16-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/418 3/5 CO4-PT-16-CTLFireability-2024-06 543657 m, -6644846 m/sec, 1780705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/418 5/5 CO4-PT-16-CTLFireability-2024-06 1119925 m, 115253 m/sec, 3501570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for CO4-PT-16-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-16-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/498 3/2000 CO4-PT-16-CTLFireability-2024-02 481701 m, 96340 m/sec, 2050658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 10/498 5/2000 CO4-PT-16-CTLFireability-2024-02 956427 m, 94945 m/sec, 3910011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 15/498 6/2000 CO4-PT-16-CTLFireability-2024-02 1312719 m, 71258 m/sec, 5800643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 20/498 8/2000 CO4-PT-16-CTLFireability-2024-02 1743084 m, 86073 m/sec, 7689818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 25/498 9/2000 CO4-PT-16-CTLFireability-2024-02 2099001 m, 71183 m/sec, 9501221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 30/498 11/2000 CO4-PT-16-CTLFireability-2024-02 2458462 m, 71892 m/sec, 11324020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 35/498 12/2000 CO4-PT-16-CTLFireability-2024-02 2831104 m, 74528 m/sec, 13130370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 40/498 14/2000 CO4-PT-16-CTLFireability-2024-02 3230684 m, 79916 m/sec, 14968700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 45/498 16/2000 CO4-PT-16-CTLFireability-2024-02 3676765 m, 89216 m/sec, 16764690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 50/498 18/2000 CO4-PT-16-CTLFireability-2024-02 4143912 m, 93429 m/sec, 18525169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 55/498 20/2000 CO4-PT-16-CTLFireability-2024-02 4602269 m, 91671 m/sec, 20280800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 60/498 22/2000 CO4-PT-16-CTLFireability-2024-02 4981034 m, 75753 m/sec, 22089426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 65/498 24/2000 CO4-PT-16-CTLFireability-2024-02 5405788 m, 84950 m/sec, 23985928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 70/498 26/2000 CO4-PT-16-CTLFireability-2024-02 5841391 m, 87120 m/sec, 25753888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 75/498 28/2000 CO4-PT-16-CTLFireability-2024-02 6244170 m, 80555 m/sec, 27477334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 80/498 29/2000 CO4-PT-16-CTLFireability-2024-02 6595425 m, 70251 m/sec, 29272892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 85/498 31/2000 CO4-PT-16-CTLFireability-2024-02 6883569 m, 57628 m/sec, 30988336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 90/498 32/2000 CO4-PT-16-CTLFireability-2024-02 7150027 m, 53291 m/sec, 32621221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 95/498 33/2000 CO4-PT-16-CTLFireability-2024-02 7410592 m, 52113 m/sec, 34150455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 100/498 34/2000 CO4-PT-16-CTLFireability-2024-02 7671449 m, 52171 m/sec, 35443696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 105/498 36/2000 CO4-PT-16-CTLFireability-2024-02 8017127 m, 69135 m/sec, 37003670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 110/498 37/2000 CO4-PT-16-CTLFireability-2024-02 8249101 m, 46394 m/sec, 38390119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 115/498 38/2000 CO4-PT-16-CTLFireability-2024-02 8569792 m, 64138 m/sec, 40042278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 120/498 40/2000 CO4-PT-16-CTLFireability-2024-02 8955169 m, 77075 m/sec, 41912426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 125/498 42/2000 CO4-PT-16-CTLFireability-2024-02 9338110 m, 76588 m/sec, 43685142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 130/498 43/2000 CO4-PT-16-CTLFireability-2024-02 9732227 m, 78823 m/sec, 45383546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 135/498 45/2000 CO4-PT-16-CTLFireability-2024-02 10149038 m, 83362 m/sec, 47083144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 140/498 47/2000 CO4-PT-16-CTLFireability-2024-02 10623917 m, 94975 m/sec, 48860514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 145/498 49/2000 CO4-PT-16-CTLFireability-2024-02 11018604 m, 78937 m/sec, 50532395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 150/498 50/2000 CO4-PT-16-CTLFireability-2024-02 11340437 m, 64366 m/sec, 52171585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 155/498 52/2000 CO4-PT-16-CTLFireability-2024-02 11713971 m, 74706 m/sec, 53857175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 160/498 53/2000 CO4-PT-16-CTLFireability-2024-02 12047277 m, 66661 m/sec, 55570918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 165/498 55/2000 CO4-PT-16-CTLFireability-2024-02 12445878 m, 79720 m/sec, 57334230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 170/498 56/2000 CO4-PT-16-CTLFireability-2024-02 12824889 m, 75802 m/sec, 58843987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 175/498 57/2000 CO4-PT-16-CTLFireability-2024-02 13055178 m, 46057 m/sec, 60193574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 180/498 58/2000 CO4-PT-16-CTLFireability-2024-02 13311644 m, 51293 m/sec, 61703152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 185/498 59/2000 CO4-PT-16-CTLFireability-2024-02 13554021 m, 48475 m/sec, 63132342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 190/498 60/2000 CO4-PT-16-CTLFireability-2024-02 13786487 m, 46493 m/sec, 64512345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 195/498 61/2000 CO4-PT-16-CTLFireability-2024-02 14026397 m, 47982 m/sec, 65946552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 200/498 63/2000 CO4-PT-16-CTLFireability-2024-02 14331211 m, 60962 m/sec, 67560197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 205/498 64/2000 CO4-PT-16-CTLFireability-2024-02 14679883 m, 69734 m/sec, 69303717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 210/498 66/2000 CO4-PT-16-CTLFireability-2024-02 15016320 m, 67287 m/sec, 70900361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 215/498 67/2000 CO4-PT-16-CTLFireability-2024-02 15407067 m, 78149 m/sec, 72702547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 220/498 69/2000 CO4-PT-16-CTLFireability-2024-02 15721235 m, 62833 m/sec, 74408209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 225/498 71/2000 CO4-PT-16-CTLFireability-2024-02 16085896 m, 72932 m/sec, 76359191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 230/498 72/2000 CO4-PT-16-CTLFireability-2024-02 16407551 m, 64331 m/sec, 78123255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 235/498 73/2000 CO4-PT-16-CTLFireability-2024-02 16687252 m, 55940 m/sec, 79714447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 240/498 74/2000 CO4-PT-16-CTLFireability-2024-02 16981333 m, 58816 m/sec, 81345335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 245/498 76/2000 CO4-PT-16-CTLFireability-2024-02 17248793 m, 53492 m/sec, 82861879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 250/498 77/2000 CO4-PT-16-CTLFireability-2024-02 17556801 m, 61601 m/sec, 84622228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 255/498 78/2000 CO4-PT-16-CTLFireability-2024-02 17846179 m, 57875 m/sec, 86250896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 260/498 80/2000 CO4-PT-16-CTLFireability-2024-02 18177934 m, 66351 m/sec, 88015552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 265/498 81/2000 CO4-PT-16-CTLFireability-2024-02 18453380 m, 55089 m/sec, 89568165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 270/498 82/2000 CO4-PT-16-CTLFireability-2024-02 18708424 m, 51008 m/sec, 91070421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 275/498 83/2000 CO4-PT-16-CTLFireability-2024-02 18963947 m, 51104 m/sec, 92622938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 280/498 84/2000 CO4-PT-16-CTLFireability-2024-02 19255409 m, 58292 m/sec, 94298651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 285/498 86/2000 CO4-PT-16-CTLFireability-2024-02 19634874 m, 75893 m/sec, 96129688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 290/498 87/2000 CO4-PT-16-CTLFireability-2024-02 19932521 m, 59529 m/sec, 97969694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 295/498 89/2000 CO4-PT-16-CTLFireability-2024-02 20254624 m, 64420 m/sec, 99804609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 300/498 90/2000 CO4-PT-16-CTLFireability-2024-02 20584321 m, 65939 m/sec, 101593177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 305/498 91/2000 CO4-PT-16-CTLFireability-2024-02 20906099 m, 64355 m/sec, 103408451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 310/498 93/2000 CO4-PT-16-CTLFireability-2024-02 21280281 m, 74836 m/sec, 105214518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 315/498 94/2000 CO4-PT-16-CTLFireability-2024-02 21608847 m, 65713 m/sec, 107049009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 320/498 96/2000 CO4-PT-16-CTLFireability-2024-02 21977555 m, 73741 m/sec, 108758699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 325/498 97/2000 CO4-PT-16-CTLFireability-2024-02 22332615 m, 71012 m/sec, 110397819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 330/498 99/2000 CO4-PT-16-CTLFireability-2024-02 22695825 m, 72642 m/sec, 112143153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 335/498 100/2000 CO4-PT-16-CTLFireability-2024-02 23069027 m, 74640 m/sec, 113764562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 340/498 102/2000 CO4-PT-16-CTLFireability-2024-02 23351929 m, 56580 m/sec, 115337724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 345/498 103/2000 CO4-PT-16-CTLFireability-2024-02 23591904 m, 47995 m/sec, 116848284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 350/498 104/2000 CO4-PT-16-CTLFireability-2024-02 23817832 m, 45185 m/sec, 118382718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 355/498 105/2000 CO4-PT-16-CTLFireability-2024-02 24144769 m, 65387 m/sec, 119916819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 360/498 106/2000 CO4-PT-16-CTLFireability-2024-02 24446048 m, 60255 m/sec, 121428210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 365/498 107/2000 CO4-PT-16-CTLFireability-2024-02 24665343 m, 43859 m/sec, 122863770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 370/498 108/2000 CO4-PT-16-CTLFireability-2024-02 24944400 m, 55811 m/sec, 124056327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 375/498 109/2000 CO4-PT-16-CTLFireability-2024-02 25151018 m, 41323 m/sec, 125181349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 380/498 110/2000 CO4-PT-16-CTLFireability-2024-02 25371956 m, 44187 m/sec, 126494903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 385/498 111/2000 CO4-PT-16-CTLFireability-2024-02 25579708 m, 41550 m/sec, 127769202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 390/498 112/2000 CO4-PT-16-CTLFireability-2024-02 25816089 m, 47276 m/sec, 128944888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 395/498 113/2000 CO4-PT-16-CTLFireability-2024-02 26063993 m, 49580 m/sec, 130174839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 400/498 114/2000 CO4-PT-16-CTLFireability-2024-02 26330468 m, 53295 m/sec, 131482501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 405/498 115/2000 CO4-PT-16-CTLFireability-2024-02 26605031 m, 54912 m/sec, 132829047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 410/498 117/2000 CO4-PT-16-CTLFireability-2024-02 26950685 m, 69130 m/sec, 134376078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 415/498 118/2000 CO4-PT-16-CTLFireability-2024-02 27300774 m, 70017 m/sec, 135957018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 420/498 120/2000 CO4-PT-16-CTLFireability-2024-02 27661235 m, 72092 m/sec, 137563194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 425/498 121/2000 CO4-PT-16-CTLFireability-2024-02 28013100 m, 70373 m/sec, 139042676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 430/498 122/2000 CO4-PT-16-CTLFireability-2024-02 28248913 m, 47162 m/sec, 140251095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 435/498 123/2000 CO4-PT-16-CTLFireability-2024-02 28517729 m, 53763 m/sec, 141639358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 440/498 124/2000 CO4-PT-16-CTLFireability-2024-02 28736675 m, 43789 m/sec, 142944985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 445/498 126/2000 CO4-PT-16-CTLFireability-2024-02 29120876 m, 76840 m/sec, 144693628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 450/498 128/2000 CO4-PT-16-CTLFireability-2024-02 29554169 m, 86658 m/sec, 146522299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 455/498 130/2000 CO4-PT-16-CTLFireability-2024-02 29999956 m, 89157 m/sec, 148328207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 460/498 131/2000 CO4-PT-16-CTLFireability-2024-02 30380314 m, 76071 m/sec, 149935163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 465/498 133/2000 CO4-PT-16-CTLFireability-2024-02 30772888 m, 78514 m/sec, 151522634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 470/498 134/2000 CO4-PT-16-CTLFireability-2024-02 30986789 m, 42780 m/sec, 152814177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 475/498 135/2000 CO4-PT-16-CTLFireability-2024-02 31298227 m, 62287 m/sec, 154533642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 480/498 137/2000 CO4-PT-16-CTLFireability-2024-02 31629748 m, 66304 m/sec, 156270405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 485/498 137/2000 CO4-PT-16-CTLFireability-2024-02 31838640 m, 41778 m/sec, 157636081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 490/498 138/2000 CO4-PT-16-CTLFireability-2024-02 32039135 m, 40099 m/sec, 158999843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 495/498 140/2000 CO4-PT-16-CTLFireability-2024-02 32374008 m, 66974 m/sec, 160654761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for CO4-PT-16-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-16-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 498 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-16-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1993 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/498 2/2000 CO4-PT-16-CTLFireability-2024-01 284100 m, 56820 m/sec, 1750632 t fired, .
[[35mlola[0m][.] 7 CTL EXCL 5/1993 3/5 CO4-PT-16-CTLFireability-2024-02 480972 m, -6378607 m/sec, 2047013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/498 3/2000 CO4-PT-16-CTLFireability-2024-01 559610 m, 55102 m/sec, 3483107 t fired, .
[[35mlola[0m][.] 7 CTL EXCL 10/398 5/5 CO4-PT-16-CTLFireability-2024-02 953759 m, 94557 m/sec, 3899054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for CO4-PT-16-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/498 4/2000 CO4-PT-16-CTLFireability-2024-01 844051 m, 56888 m/sec, 5195404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/498 6/2000 CO4-PT-16-CTLFireability-2024-01 1124021 m, 55994 m/sec, 6909208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/498 7/2000 CO4-PT-16-CTLFireability-2024-01 1385199 m, 52235 m/sec, 8626170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/498 8/2000 CO4-PT-16-CTLFireability-2024-01 1643903 m, 51740 m/sec, 10293995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/498 9/2000 CO4-PT-16-CTLFireability-2024-01 1900667 m, 51352 m/sec, 11878657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/498 11/2000 CO4-PT-16-CTLFireability-2024-01 2179874 m, 55841 m/sec, 13660371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/498 12/2000 CO4-PT-16-CTLFireability-2024-01 2437917 m, 51608 m/sec, 15438646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/498 13/2000 CO4-PT-16-CTLFireability-2024-01 2687163 m, 49849 m/sec, 17103725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/498 14/2000 CO4-PT-16-CTLFireability-2024-01 2921970 m, 46961 m/sec, 18740910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/498 15/2000 CO4-PT-16-CTLFireability-2024-01 3156493 m, 46904 m/sec, 20452064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/498 16/2000 CO4-PT-16-CTLFireability-2024-01 3389910 m, 46683 m/sec, 22212335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/498 17/2000 CO4-PT-16-CTLFireability-2024-01 3617099 m, 45437 m/sec, 23843396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/498 18/2000 CO4-PT-16-CTLFireability-2024-01 3838138 m, 44207 m/sec, 25438971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/498 19/2000 CO4-PT-16-CTLFireability-2024-01 4015244 m, 35421 m/sec, 27123507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/498 20/2000 CO4-PT-16-CTLFireability-2024-01 4234196 m, 43790 m/sec, 28567820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/498 21/2000 CO4-PT-16-CTLFireability-2024-01 4481166 m, 49394 m/sec, 30254540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/498 23/2000 CO4-PT-16-CTLFireability-2024-01 4704922 m, 44751 m/sec, 31931122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/498 24/2000 CO4-PT-16-CTLFireability-2024-01 4935955 m, 46206 m/sec, 33586579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/498 25/2000 CO4-PT-16-CTLFireability-2024-01 5171772 m, 47163 m/sec, 35220256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/498 26/2000 CO4-PT-16-CTLFireability-2024-01 5399550 m, 45555 m/sec, 36830735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/498 27/2000 CO4-PT-16-CTLFireability-2024-01 5613651 m, 42820 m/sec, 38431953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/498 28/2000 CO4-PT-16-CTLFireability-2024-01 5813025 m, 39874 m/sec, 39933507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/498 29/2000 CO4-PT-16-CTLFireability-2024-01 6013501 m, 40095 m/sec, 41399006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/498 29/2000 CO4-PT-16-CTLFireability-2024-01 6205649 m, 38429 m/sec, 42790565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/498 31/2000 CO4-PT-16-CTLFireability-2024-01 6443285 m, 47527 m/sec, 44549681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/498 32/2000 CO4-PT-16-CTLFireability-2024-01 6669608 m, 45264 m/sec, 46327960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/498 33/2000 CO4-PT-16-CTLFireability-2024-01 6887273 m, 43533 m/sec, 47984274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/498 34/2000 CO4-PT-16-CTLFireability-2024-01 7092566 m, 41058 m/sec, 49594749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/498 35/2000 CO4-PT-16-CTLFireability-2024-01 7291933 m, 39873 m/sec, 51201605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/498 36/2000 CO4-PT-16-CTLFireability-2024-01 7493219 m, 40257 m/sec, 52879905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/498 36/2000 CO4-PT-16-CTLFireability-2024-01 7693023 m, 39960 m/sec, 54585573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/498 37/2000 CO4-PT-16-CTLFireability-2024-01 7887964 m, 38988 m/sec, 56200755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/498 38/2000 CO4-PT-16-CTLFireability-2024-01 8074954 m, 37398 m/sec, 57732516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/498 39/2000 CO4-PT-16-CTLFireability-2024-01 8251854 m, 35380 m/sec, 59329555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/498 40/2000 CO4-PT-16-CTLFireability-2024-01 8404555 m, 30540 m/sec, 60795268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/498 41/2000 CO4-PT-16-CTLFireability-2024-01 8610715 m, 41232 m/sec, 62347824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/498 42/2000 CO4-PT-16-CTLFireability-2024-01 8847173 m, 47291 m/sec, 64034566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/498 43/2000 CO4-PT-16-CTLFireability-2024-01 9071878 m, 44941 m/sec, 65720027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/498 44/2000 CO4-PT-16-CTLFireability-2024-01 9302877 m, 46199 m/sec, 67378293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/498 45/2000 CO4-PT-16-CTLFireability-2024-01 9541398 m, 47704 m/sec, 69013260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/498 46/2000 CO4-PT-16-CTLFireability-2024-01 9771143 m, 45949 m/sec, 70645460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/498 47/2000 CO4-PT-16-CTLFireability-2024-01 9979535 m, 41678 m/sec, 72235358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/498 48/2000 CO4-PT-16-CTLFireability-2024-01 10180436 m, 40180 m/sec, 73732292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/498 49/2000 CO4-PT-16-CTLFireability-2024-01 10381287 m, 40170 m/sec, 75176831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/498 50/2000 CO4-PT-16-CTLFireability-2024-01 10577430 m, 39228 m/sec, 76626250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-16-CTLFireability-2024-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/498 51/2000 CO4-PT-16-CTLFireability-2024-01 10820231 m, 48560 m/sec, 78413985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-05: AXAF false state space /EXEG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-16-CTLFireability-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-16-CTLFireability-2024-10: DISJ false DISJ[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-16"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-16, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400122"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-16.tgz
mv CO4-PT-16 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;