About the Execution of LoLA for CO4-PT-15
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.188 | 1279846.00 | 2072809.00 | 4346.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400116.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-15, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400116
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 255K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-15-LTLFireability-00
FORMULA_NAME CO4-PT-15-LTLFireability-01
FORMULA_NAME CO4-PT-15-LTLFireability-02
FORMULA_NAME CO4-PT-15-LTLFireability-03
FORMULA_NAME CO4-PT-15-LTLFireability-04
FORMULA_NAME CO4-PT-15-LTLFireability-05
FORMULA_NAME CO4-PT-15-LTLFireability-06
FORMULA_NAME CO4-PT-15-LTLFireability-07
FORMULA_NAME CO4-PT-15-LTLFireability-08
FORMULA_NAME CO4-PT-15-LTLFireability-09
FORMULA_NAME CO4-PT-15-LTLFireability-10
FORMULA_NAME CO4-PT-15-LTLFireability-11
FORMULA_NAME CO4-PT-15-LTLFireability-12
FORMULA_NAME CO4-PT-15-LTLFireability-13
FORMULA_NAME CO4-PT-15-LTLFireability-14
FORMULA_NAME CO4-PT-15-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717403628397
BK_STOP 1717404908243
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 197 transitions removed,124 places removed
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 CO4-PT-15-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for CO4-PT-15-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 30 CO4-PT-15-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 CO4-PT-15-LTLFireability-07
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for CO4-PT-15-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for CO4-PT-15-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CO4-PT-15-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for CO4-PT-15-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-15-LTLFireability-15
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/300 3/2000 CO4-PT-15-LTLFireability-15 395211 m, 79042 m/sec, 1710944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/300 6/2000 CO4-PT-15-LTLFireability-15 840921 m, 89142 m/sec, 3573209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/300 9/2000 CO4-PT-15-LTLFireability-15 1264764 m, 84768 m/sec, 5414807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/300 12/2000 CO4-PT-15-LTLFireability-15 1653553 m, 77757 m/sec, 7135268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/300 15/2000 CO4-PT-15-LTLFireability-15 2080401 m, 85369 m/sec, 8994075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/300 17/2000 CO4-PT-15-LTLFireability-15 2458787 m, 75677 m/sec, 10832601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/300 20/2000 CO4-PT-15-LTLFireability-15 2801358 m, 68514 m/sec, 12530925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/300 22/2000 CO4-PT-15-LTLFireability-15 3143441 m, 68416 m/sec, 14369880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/300 25/2000 CO4-PT-15-LTLFireability-15 3476151 m, 66542 m/sec, 16143263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/300 27/2000 CO4-PT-15-LTLFireability-15 3776073 m, 59984 m/sec, 17819321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/300 28/2000 CO4-PT-15-LTLFireability-15 4036469 m, 52079 m/sec, 19349488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/300 31/2000 CO4-PT-15-LTLFireability-15 4372724 m, 67251 m/sec, 21016035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/300 33/2000 CO4-PT-15-LTLFireability-15 4695924 m, 64640 m/sec, 22742406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/300 35/2000 CO4-PT-15-LTLFireability-15 5016048 m, 64024 m/sec, 24428556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/300 37/2000 CO4-PT-15-LTLFireability-15 5329107 m, 62611 m/sec, 26063777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/300 39/2000 CO4-PT-15-LTLFireability-15 5593283 m, 52835 m/sec, 27521511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/300 41/2000 CO4-PT-15-LTLFireability-15 5840062 m, 49355 m/sec, 28839488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/300 43/2000 CO4-PT-15-LTLFireability-15 6152646 m, 62516 m/sec, 30532840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/300 45/2000 CO4-PT-15-LTLFireability-15 6459611 m, 61393 m/sec, 32318054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/300 47/2000 CO4-PT-15-LTLFireability-15 6741418 m, 56361 m/sec, 33936028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/300 49/2000 CO4-PT-15-LTLFireability-15 7004704 m, 52657 m/sec, 35528172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/300 51/2000 CO4-PT-15-LTLFireability-15 7277670 m, 54593 m/sec, 37279208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/300 53/2000 CO4-PT-15-LTLFireability-15 7549491 m, 54364 m/sec, 38983161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/300 55/2000 CO4-PT-15-LTLFireability-15 7804601 m, 51022 m/sec, 40620690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/300 56/2000 CO4-PT-15-LTLFireability-15 8008006 m, 40681 m/sec, 42272372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/300 58/2000 CO4-PT-15-LTLFireability-15 8250604 m, 48519 m/sec, 43616205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/300 60/2000 CO4-PT-15-LTLFireability-15 8582946 m, 66468 m/sec, 45371517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/300 62/2000 CO4-PT-15-LTLFireability-15 8913589 m, 66128 m/sec, 47132023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/300 65/2000 CO4-PT-15-LTLFireability-15 9251789 m, 67640 m/sec, 48854009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/300 67/2000 CO4-PT-15-LTLFireability-15 9550351 m, 59712 m/sec, 50505433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/300 68/2000 CO4-PT-15-LTLFireability-15 9811000 m, 52129 m/sec, 51939257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/300 70/2000 CO4-PT-15-LTLFireability-15 10048324 m, 47464 m/sec, 53191357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/300 72/2000 CO4-PT-15-LTLFireability-15 10382525 m, 66840 m/sec, 54986250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/300 74/2000 CO4-PT-15-LTLFireability-15 10677491 m, 58993 m/sec, 56726094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/300 76/2000 CO4-PT-15-LTLFireability-15 10948505 m, 54202 m/sec, 58293133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/300 78/2000 CO4-PT-15-LTLFireability-15 11208232 m, 51945 m/sec, 59901251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/300 80/2000 CO4-PT-15-LTLFireability-15 11468158 m, 51985 m/sec, 61561843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/300 82/2000 CO4-PT-15-LTLFireability-15 11728017 m, 51971 m/sec, 63203037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/300 83/2000 CO4-PT-15-LTLFireability-15 11975088 m, 49414 m/sec, 64772708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/300 85/2000 CO4-PT-15-LTLFireability-15 12168068 m, 38596 m/sec, 66350912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/300 86/2000 CO4-PT-15-LTLFireability-15 12396803 m, 45747 m/sec, 67624008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 210/300 89/2000 CO4-PT-15-LTLFireability-15 12715752 m, 63789 m/sec, 69305851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 215/300 91/2000 CO4-PT-15-LTLFireability-15 13029763 m, 62802 m/sec, 70969092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 220/300 93/2000 CO4-PT-15-LTLFireability-15 13340723 m, 62192 m/sec, 72593734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 225/300 95/2000 CO4-PT-15-LTLFireability-15 13638623 m, 59580 m/sec, 74172064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 230/300 97/2000 CO4-PT-15-LTLFireability-15 13896564 m, 51588 m/sec, 75593156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 235/300 98/2000 CO4-PT-15-LTLFireability-15 14136804 m, 48048 m/sec, 76882349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 240/300 100/2000 CO4-PT-15-LTLFireability-15 14441765 m, 60992 m/sec, 78529280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 245/300 102/2000 CO4-PT-15-LTLFireability-15 14741102 m, 59867 m/sec, 80266412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 250/300 104/2000 CO4-PT-15-LTLFireability-15 15020117 m, 55803 m/sec, 81861966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 255/300 106/2000 CO4-PT-15-LTLFireability-15 15278153 m, 51607 m/sec, 83416802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 260/300 108/2000 CO4-PT-15-LTLFireability-15 15541238 m, 52617 m/sec, 85094672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 265/300 110/2000 CO4-PT-15-LTLFireability-15 15806584 m, 53069 m/sec, 86790186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 270/300 112/2000 CO4-PT-15-LTLFireability-15 16062209 m, 51125 m/sec, 88408374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 275/300 113/2000 CO4-PT-15-LTLFireability-15 16267742 m, 41106 m/sec, 89893035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 280/300 115/2000 CO4-PT-15-LTLFireability-15 16466572 m, 39766 m/sec, 91210212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 285/300 116/2000 CO4-PT-15-LTLFireability-15 16748779 m, 56441 m/sec, 92686026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 290/300 118/2000 CO4-PT-15-LTLFireability-15 17032575 m, 56759 m/sec, 94256599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 295/300 120/2000 CO4-PT-15-LTLFireability-15 17316541 m, 56793 m/sec, 95768498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 300/300 123/2000 CO4-PT-15-LTLFireability-15 17633677 m, 63427 m/sec, 97360665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for CO4-PT-15-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-15-LTLFireability-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-15-LTLFireability-15
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CO4-PT-15-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/299 4/5 CO4-PT-15-LTLFireability-15 455412 m, -3435653 m/sec, 1977584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for CO4-PT-15-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 CO4-PT-15-LTLFireability-09
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/328 4/2000 CO4-PT-15-LTLFireability-09 477488 m, 95497 m/sec, 2002021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/328 7/2000 CO4-PT-15-LTLFireability-09 915074 m, 87517 m/sec, 3976025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/328 10/2000 CO4-PT-15-LTLFireability-09 1376894 m, 92364 m/sec, 5917967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/328 13/2000 CO4-PT-15-LTLFireability-09 1867466 m, 98114 m/sec, 7859874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/328 16/2000 CO4-PT-15-LTLFireability-09 2313006 m, 89108 m/sec, 9800716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/328 19/2000 CO4-PT-15-LTLFireability-09 2717142 m, 80827 m/sec, 11728597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/328 22/2000 CO4-PT-15-LTLFireability-09 3145864 m, 85744 m/sec, 13554724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/328 24/2000 CO4-PT-15-LTLFireability-09 3558038 m, 82434 m/sec, 15356372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/328 27/2000 CO4-PT-15-LTLFireability-09 4031330 m, 94658 m/sec, 17432713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/328 30/2000 CO4-PT-15-LTLFireability-09 4455240 m, 84782 m/sec, 19508482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/328 33/2000 CO4-PT-15-LTLFireability-09 4864526 m, 81857 m/sec, 21420271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/328 36/2000 CO4-PT-15-LTLFireability-09 5240114 m, 75117 m/sec, 23237865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/328 38/2000 CO4-PT-15-LTLFireability-09 5600758 m, 72128 m/sec, 25050410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/328 40/2000 CO4-PT-15-LTLFireability-09 5971217 m, 74091 m/sec, 27024864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/328 43/2000 CO4-PT-15-LTLFireability-09 6338224 m, 73401 m/sec, 29026892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/328 45/2000 CO4-PT-15-LTLFireability-09 6693822 m, 71119 m/sec, 30939305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/328 48/2000 CO4-PT-15-LTLFireability-09 7033606 m, 67956 m/sec, 32704895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/328 50/2000 CO4-PT-15-LTLFireability-09 7360950 m, 65468 m/sec, 34468032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/328 52/2000 CO4-PT-15-LTLFireability-09 7620978 m, 52005 m/sec, 36272778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/328 53/2000 CO4-PT-15-LTLFireability-09 7899136 m, 55631 m/sec, 37911278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/328 56/2000 CO4-PT-15-LTLFireability-09 8275139 m, 75200 m/sec, 39632493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/328 58/2000 CO4-PT-15-LTLFireability-09 8640204 m, 73013 m/sec, 41456177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/328 61/2000 CO4-PT-15-LTLFireability-09 8973553 m, 66669 m/sec, 43289925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/328 63/2000 CO4-PT-15-LTLFireability-09 9311932 m, 67675 m/sec, 45098816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/328 65/2000 CO4-PT-15-LTLFireability-09 9651928 m, 67999 m/sec, 46890828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/328 67/2000 CO4-PT-15-LTLFireability-09 9995616 m, 68737 m/sec, 48654356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 135/328 70/2000 CO4-PT-15-LTLFireability-09 10342020 m, 69280 m/sec, 50424632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 140/328 72/2000 CO4-PT-15-LTLFireability-09 10653640 m, 62324 m/sec, 52100167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 145/328 74/2000 CO4-PT-15-LTLFireability-09 10949628 m, 59197 m/sec, 53794496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 150/328 76/2000 CO4-PT-15-LTLFireability-09 11241240 m, 58322 m/sec, 55380788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 155/328 78/2000 CO4-PT-15-LTLFireability-09 11531154 m, 57982 m/sec, 56908162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 160/328 79/2000 CO4-PT-15-LTLFireability-09 11805176 m, 54804 m/sec, 58393648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 165/328 82/2000 CO4-PT-15-LTLFireability-09 12183724 m, 75709 m/sec, 60398178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 170/328 84/2000 CO4-PT-15-LTLFireability-09 12544902 m, 72235 m/sec, 62424535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 175/328 87/2000 CO4-PT-15-LTLFireability-09 12872356 m, 65490 m/sec, 64370092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 180/328 89/2000 CO4-PT-15-LTLFireability-09 13196636 m, 64856 m/sec, 66195619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 185/328 91/2000 CO4-PT-15-LTLFireability-09 13495902 m, 59853 m/sec, 67945606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 190/328 93/2000 CO4-PT-15-LTLFireability-09 13792453 m, 59310 m/sec, 69699586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 195/328 95/2000 CO4-PT-15-LTLFireability-09 14074294 m, 56368 m/sec, 71482243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 200/328 97/2000 CO4-PT-15-LTLFireability-09 14374360 m, 60013 m/sec, 73386947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 205/328 99/2000 CO4-PT-15-LTLFireability-09 14672154 m, 59558 m/sec, 75310308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/328 101/2000 CO4-PT-15-LTLFireability-09 14960818 m, 57732 m/sec, 77170889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 215/328 103/2000 CO4-PT-15-LTLFireability-09 15234750 m, 54786 m/sec, 78861657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 220/328 104/2000 CO4-PT-15-LTLFireability-09 15510314 m, 55112 m/sec, 80630278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 225/328 106/2000 CO4-PT-15-LTLFireability-09 15778064 m, 53550 m/sec, 82287589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 230/328 108/2000 CO4-PT-15-LTLFireability-09 15968216 m, 38030 m/sec, 84043636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 235/328 109/2000 CO4-PT-15-LTLFireability-09 16193104 m, 44977 m/sec, 85523166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 240/328 111/2000 CO4-PT-15-LTLFireability-09 16488138 m, 59006 m/sec, 87162039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 245/328 113/2000 CO4-PT-15-LTLFireability-09 16852382 m, 72848 m/sec, 89005815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 250/328 116/2000 CO4-PT-15-LTLFireability-09 17180995 m, 65722 m/sec, 90826649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 255/328 118/2000 CO4-PT-15-LTLFireability-09 17504988 m, 64798 m/sec, 92630439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 260/328 120/2000 CO4-PT-15-LTLFireability-09 17850598 m, 69122 m/sec, 94405359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 265/328 122/2000 CO4-PT-15-LTLFireability-09 18204732 m, 70826 m/sec, 96198938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 270/328 125/2000 CO4-PT-15-LTLFireability-09 18555420 m, 70137 m/sec, 97979937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 275/328 127/2000 CO4-PT-15-LTLFireability-09 18867364 m, 62388 m/sec, 99673878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 280/328 129/2000 CO4-PT-15-LTLFireability-09 19165000 m, 59527 m/sec, 101364311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 285/328 131/2000 CO4-PT-15-LTLFireability-09 19467082 m, 60416 m/sec, 102990648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 290/328 133/2000 CO4-PT-15-LTLFireability-09 19750898 m, 56763 m/sec, 104535530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 295/328 135/2000 CO4-PT-15-LTLFireability-09 20039372 m, 57694 m/sec, 106050158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 300/328 137/2000 CO4-PT-15-LTLFireability-09 20380472 m, 68220 m/sec, 107907105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 305/328 139/2000 CO4-PT-15-LTLFireability-09 20748084 m, 73522 m/sec, 109887899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 310/328 142/2000 CO4-PT-15-LTLFireability-09 21076198 m, 65622 m/sec, 111875042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 315/328 144/2000 CO4-PT-15-LTLFireability-09 21398938 m, 64548 m/sec, 113708476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 320/328 146/2000 CO4-PT-15-LTLFireability-09 21708092 m, 61830 m/sec, 115482545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 325/328 148/2000 CO4-PT-15-LTLFireability-09 22015110 m, 61403 m/sec, 117275853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for CO4-PT-15-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 CO4-PT-15-LTLFireability-08
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 CO4-PT-15-LTLFireability-09
[[35mlola[0m][I] time limit : 2955 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for CO4-PT-15-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/328 4/5 CO4-PT-15-LTLFireability-09 454968 m, -4312028 m/sec, 1888566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for CO4-PT-15-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 CO4-PT-15-LTLFireability-06
[[35mlola[0m][I] time limit : 368 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for CO4-PT-15-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-15-LTLFireability-05
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/420 4/2000 CO4-PT-15-LTLFireability-05 442323 m, 88464 m/sec, 1891247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/420 7/2000 CO4-PT-15-LTLFireability-05 890435 m, 89622 m/sec, 3739200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/420 10/2000 CO4-PT-15-LTLFireability-05 1308687 m, 83650 m/sec, 5555647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/420 12/2000 CO4-PT-15-LTLFireability-05 1698234 m, 77909 m/sec, 7245603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/420 15/2000 CO4-PT-15-LTLFireability-05 2121983 m, 84749 m/sec, 9096962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/420 18/2000 CO4-PT-15-LTLFireability-05 2504814 m, 76566 m/sec, 10929375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/420 20/2000 CO4-PT-15-LTLFireability-05 2846550 m, 68347 m/sec, 12619874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/420 22/2000 CO4-PT-15-LTLFireability-05 3185614 m, 67812 m/sec, 14445341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/420 25/2000 CO4-PT-15-LTLFireability-05 3525891 m, 68055 m/sec, 16184081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/420 27/2000 CO4-PT-15-LTLFireability-05 3839569 m, 62735 m/sec, 17851511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/420 29/2000 CO4-PT-15-LTLFireability-05 4078623 m, 47810 m/sec, 19376444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/420 31/2000 CO4-PT-15-LTLFireability-05 4434178 m, 71111 m/sec, 21069482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/420 33/2000 CO4-PT-15-LTLFireability-05 4752291 m, 63622 m/sec, 22781695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/420 36/2000 CO4-PT-15-LTLFireability-05 5078949 m, 65331 m/sec, 24447955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/420 38/2000 CO4-PT-15-LTLFireability-05 5398963 m, 64002 m/sec, 26101865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/420 40/2000 CO4-PT-15-LTLFireability-05 5664828 m, 53173 m/sec, 27568969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/420 41/2000 CO4-PT-15-LTLFireability-05 5915653 m, 50165 m/sec, 28926858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/420 43/2000 CO4-PT-15-LTLFireability-05 6214845 m, 59838 m/sec, 30502613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/420 46/2000 CO4-PT-15-LTLFireability-05 6534439 m, 63918 m/sec, 32347881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/420 48/2000 CO4-PT-15-LTLFireability-05 6828099 m, 58732 m/sec, 33989588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/420 49/2000 CO4-PT-15-LTLFireability-05 7093311 m, 53042 m/sec, 35578676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/420 51/2000 CO4-PT-15-LTLFireability-05 7360577 m, 53453 m/sec, 37284516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/420 53/2000 CO4-PT-15-LTLFireability-05 7648681 m, 57620 m/sec, 39033199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/420 55/2000 CO4-PT-15-LTLFireability-05 7907019 m, 51667 m/sec, 40657143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/420 57/2000 CO4-PT-15-LTLFireability-05 8119799 m, 42556 m/sec, 42175995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/420 58/2000 CO4-PT-15-LTLFireability-05 8327773 m, 41594 m/sec, 43554903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/420 60/2000 CO4-PT-15-LTLFireability-05 8638930 m, 62231 m/sec, 45183321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/420 62/2000 CO4-PT-15-LTLFireability-05 8950712 m, 62356 m/sec, 46887586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/420 65/2000 CO4-PT-15-LTLFireability-05 9282649 m, 66387 m/sec, 48553512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/420 67/2000 CO4-PT-15-LTLFireability-05 9605560 m, 64582 m/sec, 50203915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/420 69/2000 CO4-PT-15-LTLFireability-05 9870170 m, 52922 m/sec, 51705386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/420 70/2000 CO4-PT-15-LTLFireability-05 10126398 m, 51245 m/sec, 53051779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/420 72/2000 CO4-PT-15-LTLFireability-05 10413435 m, 57407 m/sec, 54582103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/420 75/2000 CO4-PT-15-LTLFireability-05 10740307 m, 65374 m/sec, 56448515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/420 77/2000 CO4-PT-15-LTLFireability-05 11034205 m, 58779 m/sec, 58093735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/420 79/2000 CO4-PT-15-LTLFireability-05 11302245 m, 53608 m/sec, 59678940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/420 80/2000 CO4-PT-15-LTLFireability-05 11569979 m, 53546 m/sec, 61375898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/420 82/2000 CO4-PT-15-LTLFireability-05 11856825 m, 57369 m/sec, 63123616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/420 84/2000 CO4-PT-15-LTLFireability-05 12115313 m, 51697 m/sec, 64737353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/420 86/2000 CO4-PT-15-LTLFireability-05 12341339 m, 45205 m/sec, 66270776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/420 87/2000 CO4-PT-15-LTLFireability-05 12534956 m, 38723 m/sec, 67667362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/420 89/2000 CO4-PT-15-LTLFireability-05 12847975 m, 62603 m/sec, 69295629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/420 91/2000 CO4-PT-15-LTLFireability-05 13159905 m, 62386 m/sec, 71006135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/420 94/2000 CO4-PT-15-LTLFireability-05 13486187 m, 65256 m/sec, 72672200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/420 96/2000 CO4-PT-15-LTLFireability-05 13815166 m, 65795 m/sec, 74334332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/420 98/2000 CO4-PT-15-LTLFireability-05 14079916 m, 52950 m/sec, 75834213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/420 100/2000 CO4-PT-15-LTLFireability-05 14338663 m, 51749 m/sec, 77196657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/420 101/2000 CO4-PT-15-LTLFireability-05 14611110 m, 54489 m/sec, 78655952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/420 104/2000 CO4-PT-15-LTLFireability-05 14939077 m, 65593 m/sec, 80520375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/420 106/2000 CO4-PT-15-LTLFireability-05 15245694 m, 61323 m/sec, 82216659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/420 108/2000 CO4-PT-15-LTLFireability-05 15526953 m, 56251 m/sec, 83877785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/420 110/2000 CO4-PT-15-LTLFireability-05 15805412 m, 55691 m/sec, 85641363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/420 112/2000 CO4-PT-15-LTLFireability-05 16101228 m, 59163 m/sec, 87447901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/420 114/2000 CO4-PT-15-LTLFireability-05 16367242 m, 53202 m/sec, 89114947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/420 115/2000 CO4-PT-15-LTLFireability-05 16589718 m, 44495 m/sec, 90665955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/420 117/2000 CO4-PT-15-LTLFireability-05 16791918 m, 40440 m/sec, 92061052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/420 119/2000 CO4-PT-15-LTLFireability-05 17105726 m, 62761 m/sec, 93691935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/420 121/2000 CO4-PT-15-LTLFireability-05 17420173 m, 62889 m/sec, 95416181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/420 123/2000 CO4-PT-15-LTLFireability-05 17753490 m, 66663 m/sec, 97102832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/420 126/2000 CO4-PT-15-LTLFireability-05 18080388 m, 65379 m/sec, 98764114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/420 127/2000 CO4-PT-15-LTLFireability-05 18341888 m, 52300 m/sec, 100263314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/420 129/2000 CO4-PT-15-LTLFireability-05 18601957 m, 52013 m/sec, 101616416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/420 131/2000 CO4-PT-15-LTLFireability-05 18884101 m, 56428 m/sec, 103121874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/420 133/2000 CO4-PT-15-LTLFireability-05 19209779 m, 65135 m/sec, 104981520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/420 135/2000 CO4-PT-15-LTLFireability-05 19507292 m, 59502 m/sec, 106642632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/420 137/2000 CO4-PT-15-LTLFireability-05 19773770 m, 53295 m/sec, 108215659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/420 139/2000 CO4-PT-15-LTLFireability-05 20038563 m, 52958 m/sec, 109895051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/420 141/2000 CO4-PT-15-LTLFireability-05 20330665 m, 58420 m/sec, 111669685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/420 143/2000 CO4-PT-15-LTLFireability-05 20599687 m, 53804 m/sec, 113355243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/420 144/2000 CO4-PT-15-LTLFireability-05 20828285 m, 45719 m/sec, 114938687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/420 146/2000 CO4-PT-15-LTLFireability-05 21038192 m, 41981 m/sec, 116397082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/420 148/2000 CO4-PT-15-LTLFireability-05 21369791 m, 66319 m/sec, 118124029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/420 151/2000 CO4-PT-15-LTLFireability-05 21701383 m, 66318 m/sec, 119916352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/420 153/2000 CO4-PT-15-LTLFireability-05 22041968 m, 68117 m/sec, 121647041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/420 155/2000 CO4-PT-15-LTLFireability-05 22375762 m, 66758 m/sec, 123374867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/420 157/2000 CO4-PT-15-LTLFireability-05 22651424 m, 55132 m/sec, 124889006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/420 159/2000 CO4-PT-15-LTLFireability-05 22907326 m, 51180 m/sec, 126252245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/420 161/2000 CO4-PT-15-LTLFireability-05 23224143 m, 63363 m/sec, 127958322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 395/420 163/2000 CO4-PT-15-LTLFireability-05 23537181 m, 62607 m/sec, 129773279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 400/420 165/2000 CO4-PT-15-LTLFireability-05 23822579 m, 57079 m/sec, 131370048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 405/420 167/2000 CO4-PT-15-LTLFireability-05 24087521 m, 52988 m/sec, 132971505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 410/420 169/2000 CO4-PT-15-LTLFireability-05 24363075 m, 55110 m/sec, 134739938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 415/420 171/2000 CO4-PT-15-LTLFireability-05 24646590 m, 56703 m/sec, 136442478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 420/420 173/2000 CO4-PT-15-LTLFireability-05 24902133 m, 51108 m/sec, 138056096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for CO4-PT-15-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 CO4-PT-15-LTLFireability-04
[[35mlola[0m][I] time limit : 420 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-15-LTLFireability-05
[[35mlola[0m][I] time limit : 2520 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for CO4-PT-15-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/420 3/5 CO4-PT-15-LTLFireability-05 431845 m, -4894057 m/sec, 1846073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for CO4-PT-15-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-15-LTLFireability-03
[[35mlola[0m][I] time limit : 502 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/502 4/2000 CO4-PT-15-LTLFireability-03 466036 m, 93207 m/sec, 1840282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/502 7/2000 CO4-PT-15-LTLFireability-03 933471 m, 93487 m/sec, 3623148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/502 10/2000 CO4-PT-15-LTLFireability-03 1363342 m, 85974 m/sec, 5396492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/502 12/2000 CO4-PT-15-LTLFireability-03 1743752 m, 76082 m/sec, 7088455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/502 15/2000 CO4-PT-15-LTLFireability-03 2172067 m, 85663 m/sec, 8847287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/502 18/2000 CO4-PT-15-LTLFireability-03 2600973 m, 85781 m/sec, 10679999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/502 21/2000 CO4-PT-15-LTLFireability-03 2971770 m, 74159 m/sec, 12357776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/502 23/2000 CO4-PT-15-LTLFireability-03 3310437 m, 67733 m/sec, 14090217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/502 26/2000 CO4-PT-15-LTLFireability-03 3661063 m, 70125 m/sec, 15880203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/502 28/2000 CO4-PT-15-LTLFireability-03 3994103 m, 66608 m/sec, 17517035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/502 31/2000 CO4-PT-15-LTLFireability-03 4375695 m, 76318 m/sec, 19147115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/502 33/2000 CO4-PT-15-LTLFireability-03 4698327 m, 64526 m/sec, 20588255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/502 35/2000 CO4-PT-15-LTLFireability-03 5055963 m, 71527 m/sec, 22292510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/502 38/2000 CO4-PT-15-LTLFireability-03 5404674 m, 69742 m/sec, 23969667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/502 40/2000 CO4-PT-15-LTLFireability-03 5759685 m, 71002 m/sec, 25621568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/502 42/2000 CO4-PT-15-LTLFireability-03 6068394 m, 61741 m/sec, 27227514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/502 44/2000 CO4-PT-15-LTLFireability-03 6322728 m, 50866 m/sec, 28642838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/502 46/2000 CO4-PT-15-LTLFireability-03 6569258 m, 49306 m/sec, 29939479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/502 48/2000 CO4-PT-15-LTLFireability-03 6919040 m, 69956 m/sec, 31667964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/502 50/2000 CO4-PT-15-LTLFireability-03 7260805 m, 68353 m/sec, 33451321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/502 52/2000 CO4-PT-15-LTLFireability-03 7560301 m, 59899 m/sec, 35048227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/502 54/2000 CO4-PT-15-LTLFireability-03 7826960 m, 53331 m/sec, 36567931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/502 56/2000 CO4-PT-15-LTLFireability-03 8091393 m, 52886 m/sec, 38226200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/502 58/2000 CO4-PT-15-LTLFireability-03 8373457 m, 56412 m/sec, 39905287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/502 60/2000 CO4-PT-15-LTLFireability-03 8648377 m, 54984 m/sec, 41467569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/502 62/2000 CO4-PT-15-LTLFireability-03 8938357 m, 57996 m/sec, 42988525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/502 64/2000 CO4-PT-15-LTLFireability-03 9206199 m, 53568 m/sec, 44366769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/502 66/2000 CO4-PT-15-LTLFireability-03 9527665 m, 64293 m/sec, 45943837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/502 68/2000 CO4-PT-15-LTLFireability-03 9861764 m, 66819 m/sec, 47633501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/502 71/2000 CO4-PT-15-LTLFireability-03 10205268 m, 68700 m/sec, 49281153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/502 73/2000 CO4-PT-15-LTLFireability-03 10552877 m, 69521 m/sec, 50871197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/502 75/2000 CO4-PT-15-LTLFireability-03 10834171 m, 56258 m/sec, 52402753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/502 77/2000 CO4-PT-15-LTLFireability-03 11079781 m, 49122 m/sec, 53758194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/502 78/2000 CO4-PT-15-LTLFireability-03 11316378 m, 47319 m/sec, 55005934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 176/502 79/2000 CO4-PT-15-LTLFireability-03 11383924 m, 13509 m/sec, 55339992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 182/502 79/2000 CO4-PT-15-LTLFireability-03 11453179 m, 13851 m/sec, 55672965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLFireability-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 188/502 79/2000 CO4-PT-15-LTLFireability-03 11464965 m, 2357 m/sec, 55727395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-15"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-15, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400116"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-15.tgz
mv CO4-PT-15 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;