About the Execution of LoLA for CO4-PT-15
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7213.184 | 3600000.00 | 1089928.00 | 8799.40 | F???F???F???F??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400115.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-15, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400115
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 255K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-15-LTLCardinality-00
FORMULA_NAME CO4-PT-15-LTLCardinality-01
FORMULA_NAME CO4-PT-15-LTLCardinality-02
FORMULA_NAME CO4-PT-15-LTLCardinality-03
FORMULA_NAME CO4-PT-15-LTLCardinality-04
FORMULA_NAME CO4-PT-15-LTLCardinality-05
FORMULA_NAME CO4-PT-15-LTLCardinality-06
FORMULA_NAME CO4-PT-15-LTLCardinality-07
FORMULA_NAME CO4-PT-15-LTLCardinality-08
FORMULA_NAME CO4-PT-15-LTLCardinality-09
FORMULA_NAME CO4-PT-15-LTLCardinality-10
FORMULA_NAME CO4-PT-15-LTLCardinality-11
FORMULA_NAME CO4-PT-15-LTLCardinality-12
FORMULA_NAME CO4-PT-15-LTLCardinality-13
FORMULA_NAME CO4-PT-15-LTLCardinality-14
FORMULA_NAME CO4-PT-15-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717402272210
FORMULA CO4-PT-15-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 197 transitions removed,124 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 CO4-PT-15-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 CO4-PT-15-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for CO4-PT-15-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for CO4-PT-15-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 CO4-PT-15-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 CO4-PT-15-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for CO4-PT-15-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for CO4-PT-15-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 CO4-PT-15-LTLCardinality-15
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for CO4-PT-15-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CO4-PT-15-LTLCardinality-09
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 25 CO4-PT-15-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 15 CO4-PT-15-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for CO4-PT-15-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for CO4-PT-15-LTLCardinality-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CO4-PT-15-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4757
[[35mlola[0m][I] fired transitions : 15800
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 CO4-PT-15-LTLCardinality-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for CO4-PT-15-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CO4-PT-15-LTLCardinality-13
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for CO4-PT-15-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13305
[[35mlola[0m][I] fired transitions : 45744
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 CO4-PT-15-LTLCardinality-11
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for CO4-PT-15-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 327
[[35mlola[0m][I] fired transitions : 336
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CO4-PT-15-LTLCardinality-10
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 4/446 3/2000 CO4-PT-15-LTLCardinality-10 378024 m, 75604 m/sec, 1626003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 9/446 6/2000 CO4-PT-15-LTLCardinality-10 809516 m, 86298 m/sec, 3426327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 14/446 9/2000 CO4-PT-15-LTLCardinality-10 1218093 m, 81715 m/sec, 5194495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 19/446 11/2000 CO4-PT-15-LTLCardinality-10 1593410 m, 75063 m/sec, 6864929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 24/446 14/2000 CO4-PT-15-LTLCardinality-10 1988518 m, 79021 m/sec, 8598447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 29/446 17/2000 CO4-PT-15-LTLCardinality-10 2372854 m, 76867 m/sec, 10430969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 34/446 19/2000 CO4-PT-15-LTLCardinality-10 2721054 m, 69640 m/sec, 12109636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 39/446 22/2000 CO4-PT-15-LTLCardinality-10 3043077 m, 64404 m/sec, 13824993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 44/446 24/2000 CO4-PT-15-LTLCardinality-10 3370688 m, 65522 m/sec, 15592742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 49/446 26/2000 CO4-PT-15-LTLCardinality-10 3681915 m, 62245 m/sec, 17241659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 54/446 28/2000 CO4-PT-15-LTLCardinality-10 3909333 m, 45483 m/sec, 18769990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 59/446 30/2000 CO4-PT-15-LTLCardinality-10 4247527 m, 67638 m/sec, 20322889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 64/446 32/2000 CO4-PT-15-LTLCardinality-10 4546534 m, 59801 m/sec, 21989390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 69/446 34/2000 CO4-PT-15-LTLCardinality-10 4856808 m, 62054 m/sec, 23631084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 74/446 36/2000 CO4-PT-15-LTLCardinality-10 5177895 m, 64217 m/sec, 25239644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 79/446 38/2000 CO4-PT-15-LTLCardinality-10 5448482 m, 54117 m/sec, 26756708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 84/446 40/2000 CO4-PT-15-LTLCardinality-10 5700952 m, 50494 m/sec, 28119326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 89/446 42/2000 CO4-PT-15-LTLCardinality-10 5948054 m, 49420 m/sec, 29434385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 94/446 44/2000 CO4-PT-15-LTLCardinality-10 6281193 m, 66627 m/sec, 31279244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 99/446 46/2000 CO4-PT-15-LTLCardinality-10 6576206 m, 59002 m/sec, 32976081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 104/446 48/2000 CO4-PT-15-LTLCardinality-10 6845361 m, 53831 m/sec, 34535320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 109/446 50/2000 CO4-PT-15-LTLCardinality-10 7105591 m, 52046 m/sec, 36178442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 114/446 51/2000 CO4-PT-15-LTLCardinality-10 7366321 m, 52146 m/sec, 37842707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 119/446 53/2000 CO4-PT-15-LTLCardinality-10 7627177 m, 52171 m/sec, 39488736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 124/446 55/2000 CO4-PT-15-LTLCardinality-10 7874084 m, 49381 m/sec, 41059669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 129/446 56/2000 CO4-PT-15-LTLCardinality-10 8052085 m, 35600 m/sec, 42509025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 134/446 58/2000 CO4-PT-15-LTLCardinality-10 8304314 m, 50445 m/sec, 43928009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 139/446 60/2000 CO4-PT-15-LTLCardinality-10 8621528 m, 63442 m/sec, 45602115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 144/446 62/2000 CO4-PT-15-LTLCardinality-10 8932375 m, 62169 m/sec, 47246875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 149/446 65/2000 CO4-PT-15-LTLCardinality-10 9247699 m, 63064 m/sec, 48834731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 154/446 67/2000 CO4-PT-15-LTLCardinality-10 9531040 m, 56668 m/sec, 50386989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 159/446 68/2000 CO4-PT-15-LTLCardinality-10 9785167 m, 50825 m/sec, 51792560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 164/446 70/2000 CO4-PT-15-LTLCardinality-10 10026775 m, 48321 m/sec, 53063884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 169/446 72/2000 CO4-PT-15-LTLCardinality-10 10346787 m, 64002 m/sec, 54794070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 174/446 74/2000 CO4-PT-15-LTLCardinality-10 10647475 m, 60137 m/sec, 56551892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 179/446 76/2000 CO4-PT-15-LTLCardinality-10 10917851 m, 54075 m/sec, 58118112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 184/446 78/2000 CO4-PT-15-LTLCardinality-10 11172211 m, 50872 m/sec, 59665066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 189/446 80/2000 CO4-PT-15-LTLCardinality-10 11437404 m, 53038 m/sec, 61365114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 194/446 82/2000 CO4-PT-15-LTLCardinality-10 11700187 m, 52556 m/sec, 63014143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 199/446 83/2000 CO4-PT-15-LTLCardinality-10 11946864 m, 49335 m/sec, 64596638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 204/446 85/2000 CO4-PT-15-LTLCardinality-10 12143280 m, 39283 m/sec, 66116972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 209/446 86/2000 CO4-PT-15-LTLCardinality-10 12353951 m, 42134 m/sec, 67386927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 214/446 88/2000 CO4-PT-15-LTLCardinality-10 12666370 m, 62483 m/sec, 69029620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 219/446 90/2000 CO4-PT-15-LTLCardinality-10 12973824 m, 61490 m/sec, 70691197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 224/446 92/2000 CO4-PT-15-LTLCardinality-10 13284443 m, 62123 m/sec, 72300149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 229/446 95/2000 CO4-PT-15-LTLCardinality-10 13588224 m, 60756 m/sec, 73888916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 234/446 96/2000 CO4-PT-15-LTLCardinality-10 13844857 m, 51326 m/sec, 75323378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 239/446 98/2000 CO4-PT-15-LTLCardinality-10 14087157 m, 48460 m/sec, 76635353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 244/446 100/2000 CO4-PT-15-LTLCardinality-10 14374420 m, 57452 m/sec, 78169444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 249/446 102/2000 CO4-PT-15-LTLCardinality-10 14705811 m, 66278 m/sec, 80067745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 254/446 104/2000 CO4-PT-15-LTLCardinality-10 15000997 m, 59037 m/sec, 81750089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 259/446 106/2000 CO4-PT-15-LTLCardinality-10 15271472 m, 54095 m/sec, 83373967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 264/446 108/2000 CO4-PT-15-LTLCardinality-10 15544504 m, 54606 m/sec, 85116890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 269/446 110/2000 CO4-PT-15-LTLCardinality-10 15821247 m, 55348 m/sec, 86882792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 274/446 112/2000 CO4-PT-15-LTLCardinality-10 16085737 m, 52898 m/sec, 88548205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 279/446 113/2000 CO4-PT-15-LTLCardinality-10 16294939 m, 41840 m/sec, 90143534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 284/446 115/2000 CO4-PT-15-LTLCardinality-10 16523750 m, 45762 m/sec, 91529478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 289/446 117/2000 CO4-PT-15-LTLCardinality-10 16869562 m, 69162 m/sec, 93353879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 294/446 120/2000 CO4-PT-15-LTLCardinality-10 17209289 m, 67945 m/sec, 95157424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 299/446 122/2000 CO4-PT-15-LTLCardinality-10 17552519 m, 68646 m/sec, 96918458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 304/446 124/2000 CO4-PT-15-LTLCardinality-10 17859036 m, 61303 m/sec, 98607284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 309/446 126/2000 CO4-PT-15-LTLCardinality-10 18126514 m, 53495 m/sec, 100082489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 314/446 128/2000 CO4-PT-15-LTLCardinality-10 18385022 m, 51701 m/sec, 101446870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 319/446 130/2000 CO4-PT-15-LTLCardinality-10 18742872 m, 71570 m/sec, 103427113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 324/446 132/2000 CO4-PT-15-LTLCardinality-10 19061733 m, 63772 m/sec, 105253680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 329/446 134/2000 CO4-PT-15-LTLCardinality-10 19349888 m, 57631 m/sec, 106946867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 334/446 136/2000 CO4-PT-15-LTLCardinality-10 19631181 m, 56258 m/sec, 108722057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 339/446 138/2000 CO4-PT-15-LTLCardinality-10 19913910 m, 56545 m/sec, 110552348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 344/446 140/2000 CO4-PT-15-LTLCardinality-10 20183043 m, 53826 m/sec, 112239803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 349/446 142/2000 CO4-PT-15-LTLCardinality-10 20408306 m, 45052 m/sec, 113830752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 354/446 143/2000 CO4-PT-15-LTLCardinality-10 20630696 m, 44478 m/sec, 115311670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 359/446 146/2000 CO4-PT-15-LTLCardinality-10 20965462 m, 66953 m/sec, 117079232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 364/446 148/2000 CO4-PT-15-LTLCardinality-10 21300771 m, 67061 m/sec, 118881899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 369/446 150/2000 CO4-PT-15-LTLCardinality-10 21639504 m, 67746 m/sec, 120651220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 374/446 153/2000 CO4-PT-15-LTLCardinality-10 21962078 m, 64514 m/sec, 122358523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 379/446 154/2000 CO4-PT-15-LTLCardinality-10 22231903 m, 53965 m/sec, 123856904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 384/446 156/2000 CO4-PT-15-LTLCardinality-10 22489893 m, 51598 m/sec, 125218236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 389/446 159/2000 CO4-PT-15-LTLCardinality-10 22837829 m, 69587 m/sec, 127100815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 394/446 161/2000 CO4-PT-15-LTLCardinality-10 23155280 m, 63490 m/sec, 128965327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 399/446 163/2000 CO4-PT-15-LTLCardinality-10 23447542 m, 58452 m/sec, 130646986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 404/446 165/2000 CO4-PT-15-LTLCardinality-10 23729013 m, 56294 m/sec, 132422344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 409/446 167/2000 CO4-PT-15-LTLCardinality-10 24010324 m, 56262 m/sec, 134223153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 414/446 169/2000 CO4-PT-15-LTLCardinality-10 24283139 m, 54563 m/sec, 135932216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 419/446 170/2000 CO4-PT-15-LTLCardinality-10 24531013 m, 49574 m/sec, 137538839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 424/446 172/2000 CO4-PT-15-LTLCardinality-10 24723996 m, 38596 m/sec, 139021249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 429/446 174/2000 CO4-PT-15-LTLCardinality-10 25087144 m, 72629 m/sec, 140794042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 434/446 177/2000 CO4-PT-15-LTLCardinality-10 25538234 m, 90218 m/sec, 142765116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 439/446 181/2000 CO4-PT-15-LTLCardinality-10 26010657 m, 94484 m/sec, 144712117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 444/446 183/2000 CO4-PT-15-LTLCardinality-10 26416820 m, 81232 m/sec, 146581663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for CO4-PT-15-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CO4-PT-15-LTLCardinality-06
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CO4-PT-15-LTLCardinality-10
[[35mlola[0m][I] time limit : 3125 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/446 4/2000 CO4-PT-15-LTLCardinality-06 444220 m, 88844 m/sec, 1923568 t fired, .
[[35mlola[0m][.] 35 LTL EXCL 5/3125 4/5 CO4-PT-15-LTLCardinality-10 449099 m, -5193544 m/sec, 1946914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for CO4-PT-15-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/446 7/2000 CO4-PT-15-LTLCardinality-06 907241 m, 92604 m/sec, 3822536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/446 10/2000 CO4-PT-15-LTLCardinality-06 1331594 m, 84870 m/sec, 5733416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/446 12/2000 CO4-PT-15-LTLCardinality-06 1734861 m, 80653 m/sec, 7478747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/446 15/2000 CO4-PT-15-LTLCardinality-06 2174475 m, 87922 m/sec, 9519746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/446 18/2000 CO4-PT-15-LTLCardinality-06 2574002 m, 79905 m/sec, 11389647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/446 21/2000 CO4-PT-15-LTLCardinality-06 2934824 m, 72164 m/sec, 13247771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/446 23/2000 CO4-PT-15-LTLCardinality-06 3291027 m, 71240 m/sec, 15174840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/446 26/2000 CO4-PT-15-LTLCardinality-06 3627289 m, 67252 m/sec, 16955346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/446 27/2000 CO4-PT-15-LTLCardinality-06 3889006 m, 52343 m/sec, 18671593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for CO4-PT-15-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4072617
[[35mlola[0m][I] fired transitions : 19529755
[[35mlola[0m][I] time used : 53
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-15-LTLCardinality-03
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 2/512 2/2000 CO4-PT-15-LTLCardinality-03 209083 m, 41816 m/sec, 853761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 7/512 5/2000 CO4-PT-15-LTLCardinality-03 661414 m, 90466 m/sec, 2829343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 12/512 8/2000 CO4-PT-15-LTLCardinality-03 1125295 m, 92776 m/sec, 4763384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 17/512 11/2000 CO4-PT-15-LTLCardinality-03 1532401 m, 81421 m/sec, 6626864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 22/512 14/2000 CO4-PT-15-LTLCardinality-03 1960473 m, 85614 m/sec, 8468969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 27/512 17/2000 CO4-PT-15-LTLCardinality-03 2377458 m, 83397 m/sec, 10453187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 32/512 19/2000 CO4-PT-15-LTLCardinality-03 2749408 m, 74390 m/sec, 12258574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 37/512 22/2000 CO4-PT-15-LTLCardinality-03 3102263 m, 70571 m/sec, 14155546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 42/512 24/2000 CO4-PT-15-LTLCardinality-03 3451046 m, 69756 m/sec, 16020146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 47/512 27/2000 CO4-PT-15-LTLCardinality-03 3773920 m, 64574 m/sec, 17783893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 52/512 28/2000 CO4-PT-15-LTLCardinality-03 4043712 m, 53958 m/sec, 19383942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 57/512 31/2000 CO4-PT-15-LTLCardinality-03 4411175 m, 73492 m/sec, 21225466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 62/512 33/2000 CO4-PT-15-LTLCardinality-03 4750982 m, 67961 m/sec, 23031716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 67/512 36/2000 CO4-PT-15-LTLCardinality-03 5096553 m, 69114 m/sec, 24798927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 72/512 38/2000 CO4-PT-15-LTLCardinality-03 5404716 m, 61632 m/sec, 26497683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 77/512 40/2000 CO4-PT-15-LTLCardinality-03 5673353 m, 53727 m/sec, 27988456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 82/512 41/2000 CO4-PT-15-LTLCardinality-03 5940706 m, 53470 m/sec, 29393778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 87/512 44/2000 CO4-PT-15-LTLCardinality-03 6296863 m, 71231 m/sec, 31388732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 92/512 46/2000 CO4-PT-15-LTLCardinality-03 6615890 m, 63805 m/sec, 33201455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 97/512 48/2000 CO4-PT-15-LTLCardinality-03 6905811 m, 57984 m/sec, 34913843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 102/512 50/2000 CO4-PT-15-LTLCardinality-03 7189476 m, 56733 m/sec, 36706365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 107/512 52/2000 CO4-PT-15-LTLCardinality-03 7473819 m, 56868 m/sec, 38539985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 112/512 54/2000 CO4-PT-15-LTLCardinality-03 7746610 m, 54558 m/sec, 40260683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 117/512 56/2000 CO4-PT-15-LTLCardinality-03 7970878 m, 44853 m/sec, 41889014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 122/512 57/2000 CO4-PT-15-LTLCardinality-03 8199761 m, 45776 m/sec, 43336091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 127/512 60/2000 CO4-PT-15-LTLCardinality-03 8538452 m, 67738 m/sec, 45136647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 132/512 62/2000 CO4-PT-15-LTLCardinality-03 8881797 m, 68669 m/sec, 46952289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 137/512 64/2000 CO4-PT-15-LTLCardinality-03 9222170 m, 68074 m/sec, 48707883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 142/512 66/2000 CO4-PT-15-LTLCardinality-03 9533950 m, 62356 m/sec, 50404048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 147/512 68/2000 CO4-PT-15-LTLCardinality-03 9805968 m, 54403 m/sec, 51907766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 152/512 70/2000 CO4-PT-15-LTLCardinality-03 10058558 m, 50518 m/sec, 53258477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 157/512 72/2000 CO4-PT-15-LTLCardinality-03 10422241 m, 72736 m/sec, 55231721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 162/512 75/2000 CO4-PT-15-LTLCardinality-03 10737856 m, 63123 m/sec, 57068233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 167/512 77/2000 CO4-PT-15-LTLCardinality-03 11026271 m, 57683 m/sec, 58751667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 172/512 79/2000 CO4-PT-15-LTLCardinality-03 11308502 m, 56446 m/sec, 60527309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 177/512 81/2000 CO4-PT-15-LTLCardinality-03 11590580 m, 56415 m/sec, 62350829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 182/512 83/2000 CO4-PT-15-LTLCardinality-03 11862094 m, 54302 m/sec, 64051991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 187/512 84/2000 CO4-PT-15-LTLCardinality-03 12094315 m, 46444 m/sec, 65650569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 192/512 86/2000 CO4-PT-15-LTLCardinality-03 12304968 m, 42130 m/sec, 67125861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 197/512 88/2000 CO4-PT-15-LTLCardinality-03 12642560 m, 67518 m/sec, 68900945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 202/512 90/2000 CO4-PT-15-LTLCardinality-03 12980594 m, 67606 m/sec, 70724439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 207/512 93/2000 CO4-PT-15-LTLCardinality-03 13320533 m, 67987 m/sec, 72513003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 212/512 95/2000 CO4-PT-15-LTLCardinality-03 13650661 m, 66025 m/sec, 74242958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 217/512 97/2000 CO4-PT-15-LTLCardinality-03 13924719 m, 54811 m/sec, 75762657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 222/512 98/2000 CO4-PT-15-LTLCardinality-03 14185673 m, 52190 m/sec, 77140927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 227/512 101/2000 CO4-PT-15-LTLCardinality-03 14538395 m, 70544 m/sec, 79044344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 232/512 103/2000 CO4-PT-15-LTLCardinality-03 14857571 m, 63835 m/sec, 80926401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 237/512 105/2000 CO4-PT-15-LTLCardinality-03 15153828 m, 59251 m/sec, 82638023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 242/512 107/2000 CO4-PT-15-LTLCardinality-03 15437343 m, 56703 m/sec, 84421560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 247/512 109/2000 CO4-PT-15-LTLCardinality-03 15721884 m, 56908 m/sec, 86248464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 252/512 111/2000 CO4-PT-15-LTLCardinality-03 15999275 m, 55478 m/sec, 87986846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 257/512 113/2000 CO4-PT-15-LTLCardinality-03 16241095 m, 48364 m/sec, 89623566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 262/512 114/2000 CO4-PT-15-LTLCardinality-03 16446553 m, 41091 m/sec, 91100146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 267/512 117/2000 CO4-PT-15-LTLCardinality-03 16779057 m, 66500 m/sec, 92861341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 272/512 119/2000 CO4-PT-15-LTLCardinality-03 17116668 m, 67522 m/sec, 94690339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 277/512 121/2000 CO4-PT-15-LTLCardinality-03 17456915 m, 68049 m/sec, 96458725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 282/512 124/2000 CO4-PT-15-LTLCardinality-03 17787030 m, 66023 m/sec, 98187969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 287/512 125/2000 CO4-PT-15-LTLCardinality-03 18062568 m, 55107 m/sec, 99713557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 292/512 127/2000 CO4-PT-15-LTLCardinality-03 18323006 m, 52087 m/sec, 101099042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 297/512 129/2000 CO4-PT-15-LTLCardinality-03 18663409 m, 68080 m/sec, 102941382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 302/512 132/2000 CO4-PT-15-LTLCardinality-03 18987308 m, 64779 m/sec, 104834578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 307/512 134/2000 CO4-PT-15-LTLCardinality-03 19283129 m, 59164 m/sec, 106539506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 312/512 136/2000 CO4-PT-15-LTLCardinality-03 19566874 m, 56749 m/sec, 108323546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 317/512 138/2000 CO4-PT-15-LTLCardinality-03 19851003 m, 56825 m/sec, 110133609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 322/512 140/2000 CO4-PT-15-LTLCardinality-03 20125929 m, 54985 m/sec, 111865319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 327/512 141/2000 CO4-PT-15-LTLCardinality-03 20377115 m, 50237 m/sec, 113487807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 332/512 143/2000 CO4-PT-15-LTLCardinality-03 20571887 m, 38954 m/sec, 114981864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 337/512 145/2000 CO4-PT-15-LTLCardinality-03 20897832 m, 65189 m/sec, 116705019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 342/512 147/2000 CO4-PT-15-LTLCardinality-03 21227621 m, 65957 m/sec, 118540595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 347/512 150/2000 CO4-PT-15-LTLCardinality-03 21578747 m, 70225 m/sec, 120325558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 352/512 152/2000 CO4-PT-15-LTLCardinality-03 21913746 m, 66999 m/sec, 122078478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 357/512 154/2000 CO4-PT-15-LTLCardinality-03 22190617 m, 55374 m/sec, 123615187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 362/512 156/2000 CO4-PT-15-LTLCardinality-03 22449691 m, 51814 m/sec, 125004449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 367/512 158/2000 CO4-PT-15-LTLCardinality-03 22782135 m, 66488 m/sec, 126803881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 372/512 160/2000 CO4-PT-15-LTLCardinality-03 23114781 m, 66529 m/sec, 128726416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 377/512 162/2000 CO4-PT-15-LTLCardinality-03 23412449 m, 59533 m/sec, 130450622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 382/512 164/2000 CO4-PT-15-LTLCardinality-03 23698690 m, 57248 m/sec, 132229511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 387/512 166/2000 CO4-PT-15-LTLCardinality-03 23980464 m, 56354 m/sec, 134029811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 392/512 168/2000 CO4-PT-15-LTLCardinality-03 24260322 m, 55971 m/sec, 135797114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 397/512 170/2000 CO4-PT-15-LTLCardinality-03 24520740 m, 52083 m/sec, 137444532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 402/512 171/2000 CO4-PT-15-LTLCardinality-03 24710930 m, 38038 m/sec, 138950081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 407/512 174/2000 CO4-PT-15-LTLCardinality-03 25070104 m, 71834 m/sec, 140714723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 412/512 177/2000 CO4-PT-15-LTLCardinality-03 25526077 m, 91194 m/sec, 142705557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 417/512 180/2000 CO4-PT-15-LTLCardinality-03 25999417 m, 94668 m/sec, 144662705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 422/512 183/2000 CO4-PT-15-LTLCardinality-03 26410293 m, 82175 m/sec, 146552251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 427/512 186/2000 CO4-PT-15-LTLCardinality-03 26831612 m, 84263 m/sec, 148384522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 432/512 189/2000 CO4-PT-15-LTLCardinality-03 27257040 m, 85085 m/sec, 150381570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 437/512 192/2000 CO4-PT-15-LTLCardinality-03 27637441 m, 76080 m/sec, 152211937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 442/512 194/2000 CO4-PT-15-LTLCardinality-03 27990868 m, 70685 m/sec, 154103792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 447/512 197/2000 CO4-PT-15-LTLCardinality-03 28344905 m, 70807 m/sec, 155992777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 452/512 199/2000 CO4-PT-15-LTLCardinality-03 28678245 m, 66668 m/sec, 157766154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 457/512 201/2000 CO4-PT-15-LTLCardinality-03 28933607 m, 51072 m/sec, 159371566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 462/512 203/2000 CO4-PT-15-LTLCardinality-03 29300989 m, 73476 m/sec, 161185754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 467/512 206/2000 CO4-PT-15-LTLCardinality-03 29646061 m, 69014 m/sec, 163014734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 472/512 208/2000 CO4-PT-15-LTLCardinality-03 29988415 m, 68470 m/sec, 164782326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 477/512 210/2000 CO4-PT-15-LTLCardinality-03 30301928 m, 62702 m/sec, 166487198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 482/512 212/2000 CO4-PT-15-LTLCardinality-03 30573705 m, 54355 m/sec, 167989376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 487/512 214/2000 CO4-PT-15-LTLCardinality-03 30826284 m, 50515 m/sec, 169340092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 492/512 216/2000 CO4-PT-15-LTLCardinality-03 31190792 m, 72901 m/sec, 171318826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 497/512 218/2000 CO4-PT-15-LTLCardinality-03 31507364 m, 63314 m/sec, 173160884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 502/512 220/2000 CO4-PT-15-LTLCardinality-03 31799963 m, 58519 m/sec, 174869427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 507/512 222/2000 CO4-PT-15-LTLCardinality-03 32082396 m, 56486 m/sec, 176648752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 512/512 224/2000 CO4-PT-15-LTLCardinality-03 32367532 m, 57027 m/sec, 178492201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for CO4-PT-15-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-15-LTLCardinality-02
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-15-LTLCardinality-03
[[35mlola[0m][I] time limit : 2555 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-15-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/511 4/5 CO4-PT-15-LTLCardinality-03 459708 m, -6381564 m/sec, 1998626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for CO4-PT-15-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-07: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-15-LTLCardinality-01
[[35mlola[0m][I] time limit : 636 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-15-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 15 CO4-PT-15-LTLCardinality-05
[[35mlola[0m][I] time limit : 848 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for CO4-PT-15-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 25 CO4-PT-15-LTLCardinality-07
[[35mlola[0m][I] time limit : 2545 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-15-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2100 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2105 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2110 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2115 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2120 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2125 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2130 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2135 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2140 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2145 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2150 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2155 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2160 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2165 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2170 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2175 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2180 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2185 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2190 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2195 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2200 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2205 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2210 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2215 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2220 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2225 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2230 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2235 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2240 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2245 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2250 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2255 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2260 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2265 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2270 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2275 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2280 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2285 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2290 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2295 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2300 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2305 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2310 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2315 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2320 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2325 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2330 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2335 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2340 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2345 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2350 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2355 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-15-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2360 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-05: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-LTLCardinality-07: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-LTLCardinality-08: INITIAL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-15"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-15, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400115"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-15.tgz
mv CO4-PT-15 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;