About the Execution of LoLA for CO4-PT-15
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4500.432 | 3600000.00 | 891819.00 | 9889.30 | ????FTF?FFF??FTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400113.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-15, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400113
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 5.8K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 255K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-00
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-01
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-02
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-03
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-04
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-05
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-06
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-07
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-08
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-09
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-10
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-11
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-12
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-13
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-14
FORMULA_NAME CO4-PT-15-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717401633557
FORMULA CO4-PT-15-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-15-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 197 transitions removed,124 places removed
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 CO4-PT-15-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for CO4-PT-15-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 18 CO4-PT-15-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 165 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 CO4-PT-15-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for CO4-PT-15-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 CO4-PT-15-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for CO4-PT-15-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 0 CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 0 CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 36 CO4-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 33 CO4-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for CO4-PT-15-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35659
[[35mlola[0m][I] fired transitions : 63392
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 15 CO4-PT-15-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 289 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for CO4-PT-15-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 CO4-PT-15-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 316 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for CO4-PT-15-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 155
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 CO4-PT-15-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 347 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for CO4-PT-15-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 CO4-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 386 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for CO4-PT-15-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 53
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 CO4-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for CO4-PT-15-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 496 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for CO4-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 3 CO4-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for CO4-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for CO4-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for CO4-PT-15-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4261
[[35mlola[0m][I] fired transitions : 25668
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-15-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 579 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-15-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 0 CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 695 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 5/695 4/2000 CO4-PT-15-CTLCardinality-2024-00 893452 m, 178690 m/sec, 4983893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 10/695 7/2000 CO4-PT-15-CTLCardinality-2024-00 1764259 m, 174161 m/sec, 10457078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 15/695 11/2000 CO4-PT-15-CTLCardinality-2024-00 2743678 m, 195883 m/sec, 16013320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 20/695 13/2000 CO4-PT-15-CTLCardinality-2024-00 3422856 m, 135835 m/sec, 21328194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 25/695 16/2000 CO4-PT-15-CTLCardinality-2024-00 4105855 m, 136599 m/sec, 26499042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 30/695 18/2000 CO4-PT-15-CTLCardinality-2024-00 4710248 m, 120878 m/sec, 31531549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 35/695 20/2000 CO4-PT-15-CTLCardinality-2024-00 5289075 m, 115765 m/sec, 36482705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 40/695 24/2000 CO4-PT-15-CTLCardinality-2024-00 6284000 m, 198985 m/sec, 42037143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 45/695 27/2000 CO4-PT-15-CTLCardinality-2024-00 7141031 m, 171406 m/sec, 47491001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 50/695 30/2000 CO4-PT-15-CTLCardinality-2024-00 8038796 m, 179553 m/sec, 52986060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 55/695 33/2000 CO4-PT-15-CTLCardinality-2024-00 8755951 m, 143431 m/sec, 58327087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 60/695 35/2000 CO4-PT-15-CTLCardinality-2024-00 9411447 m, 131099 m/sec, 63486465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 65/695 37/2000 CO4-PT-15-CTLCardinality-2024-00 10025803 m, 122871 m/sec, 68540734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 70/695 40/2000 CO4-PT-15-CTLCardinality-2024-00 10729788 m, 140797 m/sec, 73641284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 75/695 43/2000 CO4-PT-15-CTLCardinality-2024-00 11607669 m, 175576 m/sec, 78214035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 80/695 46/2000 CO4-PT-15-CTLCardinality-2024-00 12401300 m, 158726 m/sec, 82957094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 85/695 49/2000 CO4-PT-15-CTLCardinality-2024-00 13041303 m, 128000 m/sec, 87265388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 90/695 51/2000 CO4-PT-15-CTLCardinality-2024-00 13752174 m, 142174 m/sec, 91609826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 95/695 54/2000 CO4-PT-15-CTLCardinality-2024-00 14429613 m, 135487 m/sec, 96201065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 100/695 57/2000 CO4-PT-15-CTLCardinality-2024-00 15089973 m, 132072 m/sec, 100833131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 105/695 60/2000 CO4-PT-15-CTLCardinality-2024-00 15931049 m, 168215 m/sec, 105857813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 110/695 62/2000 CO4-PT-15-CTLCardinality-2024-00 16625203 m, 138830 m/sec, 110478203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 115/695 65/2000 CO4-PT-15-CTLCardinality-2024-00 17394410 m, 153841 m/sec, 114712851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 120/695 68/2000 CO4-PT-15-CTLCardinality-2024-00 18141288 m, 149375 m/sec, 119020637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 125/695 71/2000 CO4-PT-15-CTLCardinality-2024-00 18761452 m, 124032 m/sec, 123186875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 130/695 73/2000 CO4-PT-15-CTLCardinality-2024-00 19510000 m, 149709 m/sec, 127405089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 135/695 76/2000 CO4-PT-15-CTLCardinality-2024-00 20186197 m, 135239 m/sec, 131569120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 140/695 79/2000 CO4-PT-15-CTLCardinality-2024-00 20888497 m, 140460 m/sec, 136000278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 145/695 81/2000 CO4-PT-15-CTLCardinality-2024-00 21531303 m, 128561 m/sec, 140089037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 150/695 83/2000 CO4-PT-15-CTLCardinality-2024-00 22126342 m, 119007 m/sec, 144226564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 155/695 87/2000 CO4-PT-15-CTLCardinality-2024-00 22929529 m, 160637 m/sec, 148885137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 160/695 90/2000 CO4-PT-15-CTLCardinality-2024-00 23740978 m, 162289 m/sec, 153655237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 165/695 92/2000 CO4-PT-15-CTLCardinality-2024-00 24392129 m, 130230 m/sec, 158237223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 170/695 95/2000 CO4-PT-15-CTLCardinality-2024-00 25144347 m, 150443 m/sec, 162708866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 175/695 98/2000 CO4-PT-15-CTLCardinality-2024-00 25895158 m, 150162 m/sec, 167568944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 180/695 101/2000 CO4-PT-15-CTLCardinality-2024-00 26664707 m, 153909 m/sec, 172596797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 185/695 103/2000 CO4-PT-15-CTLCardinality-2024-00 27317729 m, 130604 m/sec, 177365885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 190/695 106/2000 CO4-PT-15-CTLCardinality-2024-00 28001244 m, 136703 m/sec, 181826280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 195/695 108/2000 CO4-PT-15-CTLCardinality-2024-00 28683570 m, 136465 m/sec, 186255157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 200/695 111/2000 CO4-PT-15-CTLCardinality-2024-00 29356924 m, 134670 m/sec, 190713723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 205/695 113/2000 CO4-PT-15-CTLCardinality-2024-00 29991388 m, 126892 m/sec, 195182274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 210/695 116/2000 CO4-PT-15-CTLCardinality-2024-00 30574686 m, 116659 m/sec, 199535553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 215/695 118/2000 CO4-PT-15-CTLCardinality-2024-00 31248470 m, 134756 m/sec, 204179796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 220/695 120/2000 CO4-PT-15-CTLCardinality-2024-00 31780248 m, 106355 m/sec, 208372246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 225/695 122/2000 CO4-PT-15-CTLCardinality-2024-00 32299088 m, 103768 m/sec, 212217854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 230/695 124/2000 CO4-PT-15-CTLCardinality-2024-00 32782507 m, 96683 m/sec, 216355500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 235/695 126/2000 CO4-PT-15-CTLCardinality-2024-00 33284369 m, 100372 m/sec, 220440091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 240/695 128/2000 CO4-PT-15-CTLCardinality-2024-00 33774949 m, 98116 m/sec, 224382245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 245/695 130/2000 CO4-PT-15-CTLCardinality-2024-00 34269925 m, 98995 m/sec, 228581693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 250/695 131/2000 CO4-PT-15-CTLCardinality-2024-00 34590286 m, 64072 m/sec, 232810342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 255/695 132/2000 CO4-PT-15-CTLCardinality-2024-00 34850732 m, 52089 m/sec, 236927575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 260/695 134/2000 CO4-PT-15-CTLCardinality-2024-00 35489538 m, 127761 m/sec, 240793504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 265/695 137/2000 CO4-PT-15-CTLCardinality-2024-00 36141651 m, 130422 m/sec, 244509564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 270/695 139/2000 CO4-PT-15-CTLCardinality-2024-00 36765401 m, 124750 m/sec, 248379866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 275/695 141/2000 CO4-PT-15-CTLCardinality-2024-00 37359246 m, 118769 m/sec, 252107963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 280/695 143/2000 CO4-PT-15-CTLCardinality-2024-00 37924239 m, 112998 m/sec, 256347311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 285/695 145/2000 CO4-PT-15-CTLCardinality-2024-00 38457712 m, 106694 m/sec, 260374653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 290/695 147/2000 CO4-PT-15-CTLCardinality-2024-00 39160291 m, 140515 m/sec, 265124886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 295/695 149/2000 CO4-PT-15-CTLCardinality-2024-00 39737658 m, 115473 m/sec, 269815921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 300/695 151/2000 CO4-PT-15-CTLCardinality-2024-00 40347107 m, 121889 m/sec, 273517202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 305/695 154/2000 CO4-PT-15-CTLCardinality-2024-00 40990878 m, 128754 m/sec, 277608807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 310/695 156/2000 CO4-PT-15-CTLCardinality-2024-00 41526031 m, 107030 m/sec, 281515786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 315/695 157/2000 CO4-PT-15-CTLCardinality-2024-00 42073314 m, 109456 m/sec, 285576628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 320/695 160/2000 CO4-PT-15-CTLCardinality-2024-00 42743110 m, 133959 m/sec, 289528552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 325/695 162/2000 CO4-PT-15-CTLCardinality-2024-00 43316259 m, 114629 m/sec, 293474159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 330/695 164/2000 CO4-PT-15-CTLCardinality-2024-00 43859413 m, 108630 m/sec, 297669599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 335/695 166/2000 CO4-PT-15-CTLCardinality-2024-00 44405930 m, 109303 m/sec, 301909407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 340/695 168/2000 CO4-PT-15-CTLCardinality-2024-00 44835458 m, 85905 m/sec, 306032470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 345/695 170/2000 CO4-PT-15-CTLCardinality-2024-00 45469397 m, 126787 m/sec, 310143356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 350/695 172/2000 CO4-PT-15-CTLCardinality-2024-00 46003053 m, 106731 m/sec, 314051408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 355/695 173/2000 CO4-PT-15-CTLCardinality-2024-00 46519807 m, 103350 m/sec, 318289729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 360/695 175/2000 CO4-PT-15-CTLCardinality-2024-00 47106186 m, 117275 m/sec, 322239593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 365/695 178/2000 CO4-PT-15-CTLCardinality-2024-00 47770914 m, 132945 m/sec, 326661294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 370/695 180/2000 CO4-PT-15-CTLCardinality-2024-00 48372836 m, 120384 m/sec, 331168806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 375/695 182/2000 CO4-PT-15-CTLCardinality-2024-00 48940615 m, 113555 m/sec, 335501758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 380/695 184/2000 CO4-PT-15-CTLCardinality-2024-00 49602740 m, 132425 m/sec, 339858033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 385/695 187/2000 CO4-PT-15-CTLCardinality-2024-00 50238922 m, 127236 m/sec, 344513363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 390/695 189/2000 CO4-PT-15-CTLCardinality-2024-00 50845996 m, 121414 m/sec, 349370757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 395/695 190/2000 CO4-PT-15-CTLCardinality-2024-00 51314454 m, 93691 m/sec, 353852336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 400/695 193/2000 CO4-PT-15-CTLCardinality-2024-00 52005414 m, 138192 m/sec, 358742325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 405/695 195/2000 CO4-PT-15-CTLCardinality-2024-00 52558970 m, 110711 m/sec, 363407062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 410/695 197/2000 CO4-PT-15-CTLCardinality-2024-00 53134182 m, 115042 m/sec, 367730033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 415/695 199/2000 CO4-PT-15-CTLCardinality-2024-00 53695861 m, 112335 m/sec, 371983046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 420/695 201/2000 CO4-PT-15-CTLCardinality-2024-00 54280179 m, 116863 m/sec, 376320529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 425/695 203/2000 CO4-PT-15-CTLCardinality-2024-00 54865609 m, 117086 m/sec, 380722696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 430/695 205/2000 CO4-PT-15-CTLCardinality-2024-00 55418315 m, 110541 m/sec, 385127357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 435/695 206/2000 CO4-PT-15-CTLCardinality-2024-00 55937282 m, 103793 m/sec, 389510819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 440/695 208/2000 CO4-PT-15-CTLCardinality-2024-00 56521116 m, 116766 m/sec, 393992923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 445/695 210/2000 CO4-PT-15-CTLCardinality-2024-00 57019016 m, 99580 m/sec, 398418323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 450/695 212/2000 CO4-PT-15-CTLCardinality-2024-00 57486867 m, 93570 m/sec, 402303227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 455/695 213/2000 CO4-PT-15-CTLCardinality-2024-00 57937776 m, 90181 m/sec, 406074060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 460/695 215/2000 CO4-PT-15-CTLCardinality-2024-00 58364009 m, 85246 m/sec, 410132932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 465/695 216/2000 CO4-PT-15-CTLCardinality-2024-00 58803542 m, 87906 m/sec, 414182955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 470/695 218/2000 CO4-PT-15-CTLCardinality-2024-00 59238667 m, 87025 m/sec, 418229955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 475/695 219/2000 CO4-PT-15-CTLCardinality-2024-00 59695663 m, 91399 m/sec, 422150807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 480/695 221/2000 CO4-PT-15-CTLCardinality-2024-00 60048180 m, 70503 m/sec, 426107927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 485/695 221/2000 CO4-PT-15-CTLCardinality-2024-00 60220354 m, 34434 m/sec, 430284886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 490/695 223/2000 CO4-PT-15-CTLCardinality-2024-00 60672034 m, 90336 m/sec, 434470600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 495/695 226/2000 CO4-PT-15-CTLCardinality-2024-00 61403896 m, 146372 m/sec, 438833768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 500/695 228/2000 CO4-PT-15-CTLCardinality-2024-00 62045494 m, 128319 m/sec, 443201603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 505/695 230/2000 CO4-PT-15-CTLCardinality-2024-00 62565757 m, 104052 m/sec, 447512961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 510/695 232/2000 CO4-PT-15-CTLCardinality-2024-00 63147510 m, 116350 m/sec, 451680768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 515/695 235/2000 CO4-PT-15-CTLCardinality-2024-00 63781706 m, 126839 m/sec, 455898108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 520/695 237/2000 CO4-PT-15-CTLCardinality-2024-00 64326951 m, 109049 m/sec, 460445024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 525/695 239/2000 CO4-PT-15-CTLCardinality-2024-00 64944119 m, 123433 m/sec, 464991716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 530/695 242/2000 CO4-PT-15-CTLCardinality-2024-00 65629916 m, 137159 m/sec, 469746586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 535/695 245/2000 CO4-PT-15-CTLCardinality-2024-00 66417904 m, 157597 m/sec, 473831730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 540/695 248/2000 CO4-PT-15-CTLCardinality-2024-00 67171761 m, 150771 m/sec, 477503522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 545/695 250/2000 CO4-PT-15-CTLCardinality-2024-00 67765255 m, 118698 m/sec, 481920312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 550/695 253/2000 CO4-PT-15-CTLCardinality-2024-00 68592258 m, 165400 m/sec, 486169812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 555/695 256/2000 CO4-PT-15-CTLCardinality-2024-00 69357097 m, 152967 m/sec, 489981382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 560/695 258/2000 CO4-PT-15-CTLCardinality-2024-00 69960145 m, 120609 m/sec, 494412263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 565/695 261/2000 CO4-PT-15-CTLCardinality-2024-00 70764973 m, 160965 m/sec, 498509819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 570/695 264/2000 CO4-PT-15-CTLCardinality-2024-00 71500881 m, 147181 m/sec, 502203130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 575/695 266/2000 CO4-PT-15-CTLCardinality-2024-00 72087431 m, 117310 m/sec, 506649541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 580/695 268/2000 CO4-PT-15-CTLCardinality-2024-00 72570258 m, 96565 m/sec, 511526873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 585/695 270/2000 CO4-PT-15-CTLCardinality-2024-00 73037998 m, 93548 m/sec, 516288261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 590/695 272/2000 CO4-PT-15-CTLCardinality-2024-00 73447519 m, 81904 m/sec, 520522430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 595/695 273/2000 CO4-PT-15-CTLCardinality-2024-00 73854332 m, 81362 m/sec, 524612964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 600/695 274/2000 CO4-PT-15-CTLCardinality-2024-00 74160528 m, 61239 m/sec, 529201660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 605/695 277/2000 CO4-PT-15-CTLCardinality-2024-00 74774847 m, 122863 m/sec, 533442374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 610/695 279/2000 CO4-PT-15-CTLCardinality-2024-00 75445989 m, 134228 m/sec, 537524224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 615/695 282/2000 CO4-PT-15-CTLCardinality-2024-00 76096454 m, 130093 m/sec, 541963455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 620/695 284/2000 CO4-PT-15-CTLCardinality-2024-00 76679643 m, 116637 m/sec, 546245231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 625/695 286/2000 CO4-PT-15-CTLCardinality-2024-00 77290522 m, 122175 m/sec, 550150636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 630/695 289/2000 CO4-PT-15-CTLCardinality-2024-00 77954263 m, 132748 m/sec, 554098290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 635/695 291/2000 CO4-PT-15-CTLCardinality-2024-00 78471406 m, 103428 m/sec, 558479019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 640/695 293/2000 CO4-PT-15-CTLCardinality-2024-00 79139219 m, 133562 m/sec, 562593338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 645/695 296/2000 CO4-PT-15-CTLCardinality-2024-00 79762082 m, 124572 m/sec, 566347361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 650/695 298/2000 CO4-PT-15-CTLCardinality-2024-00 80387316 m, 125046 m/sec, 570653503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 655/695 300/2000 CO4-PT-15-CTLCardinality-2024-00 80807017 m, 83940 m/sec, 574717122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 660/695 301/2000 CO4-PT-15-CTLCardinality-2024-00 81174424 m, 73481 m/sec, 578886958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 665/695 303/2000 CO4-PT-15-CTLCardinality-2024-00 81572830 m, 79681 m/sec, 583400150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 670/695 304/2000 CO4-PT-15-CTLCardinality-2024-00 81969869 m, 79407 m/sec, 587708610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 675/695 306/2000 CO4-PT-15-CTLCardinality-2024-00 82344249 m, 74876 m/sec, 591795535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 680/695 307/2000 CO4-PT-15-CTLCardinality-2024-00 82635254 m, 58201 m/sec, 596045788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 685/695 308/2000 CO4-PT-15-CTLCardinality-2024-00 83095214 m, 91992 m/sec, 600497993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 690/695 311/2000 CO4-PT-15-CTLCardinality-2024-00 83869432 m, 154843 m/sec, 605427726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 695/695 314/2000 CO4-PT-15-CTLCardinality-2024-00 84667885 m, 159690 m/sec, 610435505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for CO4-PT-15-CTLCardinality-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 1 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-01: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 3 CO4-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 694 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 0 CO4-PT-15-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 2778 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for CO4-PT-15-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 AGEF EXCL 5/694 4/5 CO4-PT-15-CTLCardinality-2024-00 1038957 m, -16725785 m/sec, 5758169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 49 (type EXCL) for CO4-PT-15-CTLCardinality-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-11: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-12: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 36 CO4-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 922 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for CO4-PT-15-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 33 CO4-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 1384 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-15-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 CO4-PT-15-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 2768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/2768 4/2000 CO4-PT-15-CTLCardinality-2024-07 982761 m, 196552 m/sec, 5412296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/2768 8/2000 CO4-PT-15-CTLCardinality-2024-07 1850538 m, 173555 m/sec, 10789233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/2768 12/2000 CO4-PT-15-CTLCardinality-2024-07 2778287 m, 185549 m/sec, 16183117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/2768 15/2000 CO4-PT-15-CTLCardinality-2024-07 3469467 m, 138236 m/sec, 21346303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/2768 18/2000 CO4-PT-15-CTLCardinality-2024-07 4202100 m, 146526 m/sec, 26427014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/2768 20/2000 CO4-PT-15-CTLCardinality-2024-07 4788830 m, 117346 m/sec, 31294262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/2768 22/2000 CO4-PT-15-CTLCardinality-2024-07 5390793 m, 120392 m/sec, 36213307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for CO4-PT-15-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5708024
[[35mlola[0m][I] fired transitions : 39347895
[[35mlola[0m][I] time used : 38
[[35mlola[0m][I] memory pages used : 24
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2067 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2072 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2077 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2082 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2087 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2092 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2097 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2102 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2107 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2112 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2117 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2122 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2127 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2132 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2137 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2142 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2147 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2152 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2157 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2162 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2167 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2172 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2177 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2182 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2187 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2192 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2197 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2202 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2207 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2212 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2217 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2222 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2227 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2232 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2237 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2242 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2247 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2252 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2257 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2262 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2267 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2272 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2277 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2282 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2287 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2292 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2297 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2302 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2307 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2312 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2317 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2322 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2327 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2332 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2337 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2342 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2347 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2352 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2357 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2362 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2367 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2372 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-05: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-12: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-15-CTLCardinality-2024-00: AGEF 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2377 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-15-CTLCardinality-2024-01: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mCO4-PT-15-CTLCardinality-2024-02: CTL false CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-15"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-15, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400113"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-15.tgz
mv CO4-PT-15 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;