About the Execution of LoLA for CO4-PT-14
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8335.903 | 1001288.00 | 1027238.00 | 402.60 | FFFFFFFTFFFFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400108.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-14, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400108
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 5.9K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 174K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-14-LTLFireability-00
FORMULA_NAME CO4-PT-14-LTLFireability-01
FORMULA_NAME CO4-PT-14-LTLFireability-02
FORMULA_NAME CO4-PT-14-LTLFireability-03
FORMULA_NAME CO4-PT-14-LTLFireability-04
FORMULA_NAME CO4-PT-14-LTLFireability-05
FORMULA_NAME CO4-PT-14-LTLFireability-06
FORMULA_NAME CO4-PT-14-LTLFireability-07
FORMULA_NAME CO4-PT-14-LTLFireability-08
FORMULA_NAME CO4-PT-14-LTLFireability-09
FORMULA_NAME CO4-PT-14-LTLFireability-10
FORMULA_NAME CO4-PT-14-LTLFireability-11
FORMULA_NAME CO4-PT-14-LTLFireability-12
FORMULA_NAME CO4-PT-14-LTLFireability-13
FORMULA_NAME CO4-PT-14-LTLFireability-14
FORMULA_NAME CO4-PT-14-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717401234236
FORMULA CO4-PT-14-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-14-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1001 secs. Pages in use: 407
BK_STOP 1717402235524
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 120 transitions removed,100 places removed
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 CO4-PT-14-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 12 CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 12 CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 12 CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for CO4-PT-14-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 43 CO4-PT-14-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for CO4-PT-14-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for CO4-PT-14-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CO4-PT-14-LTLFireability-06
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 19 CO4-PT-14-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 19 CO4-PT-14-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for CO4-PT-14-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for CO4-PT-14-LTLFireability-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for CO4-PT-14-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for CO4-PT-14-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for CO4-PT-14-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/257 4/2000 CO4-PT-14-LTLFireability-06 459735 m, 91947 m/sec, 1972626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/257 7/2000 CO4-PT-14-LTLFireability-06 917388 m, 91530 m/sec, 4099376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for CO4-PT-14-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 937554
[[35mlola[0m][I] fired transitions : 4183583
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-14-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/276 4/2000 CO4-PT-14-LTLFireability-15 469791 m, 93958 m/sec, 2016595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/276 7/2000 CO4-PT-14-LTLFireability-15 931267 m, 92295 m/sec, 4167896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/276 11/2000 CO4-PT-14-LTLFireability-15 1507912 m, 115329 m/sec, 6252979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/276 15/2000 CO4-PT-14-LTLFireability-15 2041941 m, 106805 m/sec, 8271001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/276 18/2000 CO4-PT-14-LTLFireability-15 2567728 m, 105157 m/sec, 10368263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/276 22/2000 CO4-PT-14-LTLFireability-15 3022164 m, 90887 m/sec, 12272048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/276 25/2000 CO4-PT-14-LTLFireability-15 3440260 m, 83619 m/sec, 14240251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/276 27/2000 CO4-PT-14-LTLFireability-15 3853598 m, 82667 m/sec, 16307823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/276 31/2000 CO4-PT-14-LTLFireability-15 4301100 m, 89500 m/sec, 18061744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/276 34/2000 CO4-PT-14-LTLFireability-15 4697655 m, 79311 m/sec, 19708831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/276 36/2000 CO4-PT-14-LTLFireability-15 5042600 m, 68989 m/sec, 21278620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/276 38/2000 CO4-PT-14-LTLFireability-15 5379213 m, 67322 m/sec, 22963787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/276 41/2000 CO4-PT-14-LTLFireability-15 5719066 m, 67970 m/sec, 24506934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/276 43/2000 CO4-PT-14-LTLFireability-15 6048119 m, 65810 m/sec, 26165551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/276 45/2000 CO4-PT-14-LTLFireability-15 6388984 m, 68173 m/sec, 27705095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/276 47/2000 CO4-PT-14-LTLFireability-15 6713549 m, 64913 m/sec, 29349458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/276 50/2000 CO4-PT-14-LTLFireability-15 7054285 m, 68147 m/sec, 30872534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/276 52/2000 CO4-PT-14-LTLFireability-15 7367957 m, 62734 m/sec, 32493110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/276 54/2000 CO4-PT-14-LTLFireability-15 7711699 m, 68748 m/sec, 34019879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/276 56/2000 CO4-PT-14-LTLFireability-15 8017133 m, 61086 m/sec, 35586665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/276 59/2000 CO4-PT-14-LTLFireability-15 8408664 m, 78306 m/sec, 36986344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/276 61/2000 CO4-PT-14-LTLFireability-15 8762327 m, 70732 m/sec, 38453127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/276 64/2000 CO4-PT-14-LTLFireability-15 9094233 m, 66381 m/sec, 39936866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/276 66/2000 CO4-PT-14-LTLFireability-15 9389593 m, 59072 m/sec, 41462506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/276 68/2000 CO4-PT-14-LTLFireability-15 9727089 m, 67499 m/sec, 42954677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/276 70/2000 CO4-PT-14-LTLFireability-15 10013747 m, 57331 m/sec, 44399316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/276 72/2000 CO4-PT-14-LTLFireability-15 10388225 m, 74895 m/sec, 45830598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/276 75/2000 CO4-PT-14-LTLFireability-15 10713979 m, 65150 m/sec, 47148568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/276 77/2000 CO4-PT-14-LTLFireability-15 11097005 m, 76605 m/sec, 48504428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/276 79/2000 CO4-PT-14-LTLFireability-15 11419579 m, 64514 m/sec, 49822934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/276 81/2000 CO4-PT-14-LTLFireability-15 11747335 m, 65551 m/sec, 51251363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/276 83/2000 CO4-PT-14-LTLFireability-15 12015410 m, 53615 m/sec, 52573859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/276 85/2000 CO4-PT-14-LTLFireability-15 12353039 m, 67525 m/sec, 53952269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/276 87/2000 CO4-PT-14-LTLFireability-15 12670996 m, 63591 m/sec, 55169346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/276 89/2000 CO4-PT-14-LTLFireability-15 12993471 m, 64495 m/sec, 56549615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/276 91/2000 CO4-PT-14-LTLFireability-15 13266078 m, 54521 m/sec, 57828133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/276 93/2000 CO4-PT-14-LTLFireability-15 13537755 m, 54335 m/sec, 59222819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/276 95/2000 CO4-PT-14-LTLFireability-15 13863687 m, 65186 m/sec, 60478244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/276 97/2000 CO4-PT-14-LTLFireability-15 14182924 m, 63847 m/sec, 61762595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/276 100/2000 CO4-PT-14-LTLFireability-15 14533065 m, 70028 m/sec, 63283984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/276 101/2000 CO4-PT-14-LTLFireability-15 14802531 m, 53893 m/sec, 64599358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 210/276 103/2000 CO4-PT-14-LTLFireability-15 15037446 m, 46983 m/sec, 65742658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 215/276 105/2000 CO4-PT-14-LTLFireability-15 15319775 m, 56465 m/sec, 66986883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 220/276 107/2000 CO4-PT-14-LTLFireability-15 15680187 m, 72082 m/sec, 68550460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 225/276 110/2000 CO4-PT-14-LTLFireability-15 16107029 m, 85368 m/sec, 70314625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 230/276 113/2000 CO4-PT-14-LTLFireability-15 16508727 m, 80339 m/sec, 72087929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 235/276 116/2000 CO4-PT-14-LTLFireability-15 16882984 m, 74851 m/sec, 73856908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 240/276 118/2000 CO4-PT-14-LTLFireability-15 17215438 m, 66490 m/sec, 75457273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 245/276 121/2000 CO4-PT-14-LTLFireability-15 17649287 m, 86769 m/sec, 77245699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 250/276 124/2000 CO4-PT-14-LTLFireability-15 17997258 m, 69594 m/sec, 78841949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 255/276 126/2000 CO4-PT-14-LTLFireability-15 18338615 m, 68271 m/sec, 80381201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 260/276 129/2000 CO4-PT-14-LTLFireability-15 18769605 m, 86198 m/sec, 82075158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 265/276 132/2000 CO4-PT-14-LTLFireability-15 19161470 m, 78373 m/sec, 83886505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 270/276 134/2000 CO4-PT-14-LTLFireability-15 19501686 m, 68043 m/sec, 85574672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 275/276 137/2000 CO4-PT-14-LTLFireability-15 19842870 m, 68236 m/sec, 87098905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for CO4-PT-14-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-14-LTLFireability-14
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-14-LTLFireability-15
[[35mlola[0m][I] time limit : 3310 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-14-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 62
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/275 4/5 CO4-PT-14-LTLFireability-15 476459 m, -3873282 m/sec, 2044526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for CO4-PT-14-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 CO4-PT-14-LTLFireability-12
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for CO4-PT-14-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 538
[[35mlola[0m][I] fired transitions : 2590
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CO4-PT-14-LTLFireability-10
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CO4-PT-14-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 CO4-PT-14-LTLFireability-08
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for CO4-PT-14-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-14-LTLFireability-07
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for CO4-PT-14-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CO4-PT-14-LTLFireability-03
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/471 4/2000 CO4-PT-14-LTLFireability-03 475405 m, 95081 m/sec, 2040420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for CO4-PT-14-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 812574
[[35mlola[0m][I] fired transitions : 3650356
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-14-LTLFireability-02
[[35mlola[0m][I] time limit : 548 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-14-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1160
[[35mlola[0m][I] fired transitions : 2308
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-14-LTLFireability-01
[[35mlola[0m][I] time limit : 658 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-14-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 43 CO4-PT-14-LTLFireability-13
[[35mlola[0m][I] time limit : 822 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for CO4-PT-14-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CO4-PT-14-LTLFireability-09
[[35mlola[0m][I] time limit : 1645 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CO4-PT-14-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 26482
[[35mlola[0m][I] fired transitions : 53619
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-14-LTLFireability-00
[[35mlola[0m][I] time limit : 3291 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-14-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41907
[[35mlola[0m][I] fired transitions : 137735
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-14-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 717014
[[35mlola[0m][I] fired transitions : 3205711
[[35mlola[0m][I] time used : 711
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-14"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-14, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400108"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-14.tgz
mv CO4-PT-14 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;