About the Execution of LoLA for CO4-PT-14
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5449.184 | 3600000.00 | 1429620.00 | 11173.70 | F?T??????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899400106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-14, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899400106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 5.9K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 12K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 174K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-14-CTLFireability-2024-00
FORMULA_NAME CO4-PT-14-CTLFireability-2024-01
FORMULA_NAME CO4-PT-14-CTLFireability-2024-02
FORMULA_NAME CO4-PT-14-CTLFireability-2024-03
FORMULA_NAME CO4-PT-14-CTLFireability-2024-04
FORMULA_NAME CO4-PT-14-CTLFireability-2024-05
FORMULA_NAME CO4-PT-14-CTLFireability-2024-06
FORMULA_NAME CO4-PT-14-CTLFireability-2024-07
FORMULA_NAME CO4-PT-14-CTLFireability-2024-08
FORMULA_NAME CO4-PT-14-CTLFireability-2024-09
FORMULA_NAME CO4-PT-14-CTLFireability-2024-10
FORMULA_NAME CO4-PT-14-CTLFireability-2024-11
FORMULA_NAME CO4-PT-14-CTLFireability-2024-12
FORMULA_NAME CO4-PT-14-CTLFireability-2024-13
FORMULA_NAME CO4-PT-14-CTLFireability-2024-14
FORMULA_NAME CO4-PT-14-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717401173250
FORMULA CO4-PT-14-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-14-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 120 transitions removed,100 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 CO4-PT-14-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for CO4-PT-14-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 3 CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 3 CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 3 CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 9 CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 CO4-PT-14-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for CO4-PT-14-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 6 CO4-PT-14-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 6 CO4-PT-14-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 9 CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for CO4-PT-14-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for CO4-PT-14-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for CO4-PT-14-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 5/224 5/2000 CO4-PT-14-CTLFireability-2024-01 1086042 m, 217208 m/sec, 5135963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 10/224 8/2000 CO4-PT-14-CTLFireability-2024-01 1959885 m, 174768 m/sec, 9797000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 15/224 11/2000 CO4-PT-14-CTLFireability-2024-01 2870597 m, 182142 m/sec, 14923889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 20/224 14/2000 CO4-PT-14-CTLFireability-2024-01 3650150 m, 155910 m/sec, 19372878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 25/224 17/2000 CO4-PT-14-CTLFireability-2024-01 4435601 m, 157090 m/sec, 23441016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 30/224 20/2000 CO4-PT-14-CTLFireability-2024-01 5217713 m, 156422 m/sec, 27926365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 35/224 23/2000 CO4-PT-14-CTLFireability-2024-01 5947674 m, 145992 m/sec, 32335403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 40/224 26/2000 CO4-PT-14-CTLFireability-2024-01 6688528 m, 148170 m/sec, 37068073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 45/224 29/2000 CO4-PT-14-CTLFireability-2024-01 7419432 m, 146180 m/sec, 42055366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 50/224 31/2000 CO4-PT-14-CTLFireability-2024-01 8058004 m, 127714 m/sec, 46649318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 55/224 33/2000 CO4-PT-14-CTLFireability-2024-01 8821167 m, 152632 m/sec, 51507988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 60/224 36/2000 CO4-PT-14-CTLFireability-2024-01 9478529 m, 131472 m/sec, 56338252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 65/224 38/2000 CO4-PT-14-CTLFireability-2024-01 10162059 m, 136706 m/sec, 60886792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-01: AGEF 0 0 1 0 3 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-03: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 AGEF EXCL 70/224 41/2000 CO4-PT-14-CTLFireability-2024-01 10978466 m, 163281 m/sec, 66026829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for CO4-PT-14-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11497396
[[35mlola[0m][I] fired transitions : 69990125
[[35mlola[0m][I] time used : 74
[[35mlola[0m][I] memory pages used : 43
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 9 CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for CO4-PT-14-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 CO4-PT-14-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 271 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for CO4-PT-14-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 CO4-PT-14-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for CO4-PT-14-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CO4-PT-14-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 1/352 1/2000 CO4-PT-14-CTLFireability-2024-11 110005 m, 22001 m/sec, 467144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 6/352 3/2000 CO4-PT-14-CTLFireability-2024-11 508001 m, 79599 m/sec, 2676639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 11/352 5/2000 CO4-PT-14-CTLFireability-2024-11 902897 m, 78979 m/sec, 4938228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 16/352 7/2000 CO4-PT-14-CTLFireability-2024-11 1369089 m, 93238 m/sec, 7181432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 21/352 9/2000 CO4-PT-14-CTLFireability-2024-11 1826576 m, 91497 m/sec, 9232498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 26/352 11/2000 CO4-PT-14-CTLFireability-2024-11 2272412 m, 89167 m/sec, 11462488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 31/352 13/2000 CO4-PT-14-CTLFireability-2024-11 2689929 m, 83503 m/sec, 13596110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 36/352 15/2000 CO4-PT-14-CTLFireability-2024-11 3067888 m, 75591 m/sec, 15578738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 41/352 17/2000 CO4-PT-14-CTLFireability-2024-11 3425763 m, 71575 m/sec, 17623341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 46/352 18/2000 CO4-PT-14-CTLFireability-2024-11 3782799 m, 71407 m/sec, 19773478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 51/352 20/2000 CO4-PT-14-CTLFireability-2024-11 4155561 m, 74552 m/sec, 21731508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 56/352 22/2000 CO4-PT-14-CTLFireability-2024-11 4496871 m, 68262 m/sec, 23396909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 61/352 23/2000 CO4-PT-14-CTLFireability-2024-11 4833007 m, 67227 m/sec, 25178678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 66/352 25/2000 CO4-PT-14-CTLFireability-2024-11 5116184 m, 56635 m/sec, 26801184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 71/352 26/2000 CO4-PT-14-CTLFireability-2024-11 5416081 m, 59979 m/sec, 28603982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 76/352 27/2000 CO4-PT-14-CTLFireability-2024-11 5711858 m, 59155 m/sec, 30256687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 81/352 29/2000 CO4-PT-14-CTLFireability-2024-11 5993255 m, 56279 m/sec, 32011343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 86/352 30/2000 CO4-PT-14-CTLFireability-2024-11 6312089 m, 63766 m/sec, 33725693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 91/352 31/2000 CO4-PT-14-CTLFireability-2024-11 6579337 m, 53449 m/sec, 35342669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 96/352 33/2000 CO4-PT-14-CTLFireability-2024-11 6885821 m, 61296 m/sec, 37069134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 101/352 34/2000 CO4-PT-14-CTLFireability-2024-11 7161539 m, 55143 m/sec, 38649091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 106/352 35/2000 CO4-PT-14-CTLFireability-2024-11 7452091 m, 58110 m/sec, 40407209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 111/352 37/2000 CO4-PT-14-CTLFireability-2024-11 7741981 m, 57978 m/sec, 42013517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 116/352 38/2000 CO4-PT-14-CTLFireability-2024-11 8017108 m, 55025 m/sec, 43724056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 121/352 39/2000 CO4-PT-14-CTLFireability-2024-11 8367670 m, 70112 m/sec, 45313246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 126/352 41/2000 CO4-PT-14-CTLFireability-2024-11 8673694 m, 61204 m/sec, 46879390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 131/352 42/2000 CO4-PT-14-CTLFireability-2024-11 8982648 m, 61790 m/sec, 48536170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 136/352 43/2000 CO4-PT-14-CTLFireability-2024-11 9244126 m, 52295 m/sec, 50048026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 141/352 45/2000 CO4-PT-14-CTLFireability-2024-11 9532298 m, 57634 m/sec, 51757864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 146/352 46/2000 CO4-PT-14-CTLFireability-2024-11 9807115 m, 54963 m/sec, 53300490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 151/352 47/2000 CO4-PT-14-CTLFireability-2024-11 10071375 m, 52852 m/sec, 54942901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 156/352 48/2000 CO4-PT-14-CTLFireability-2024-11 10411741 m, 68073 m/sec, 56478761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 161/352 50/2000 CO4-PT-14-CTLFireability-2024-11 10701353 m, 57922 m/sec, 57949956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 166/352 51/2000 CO4-PT-14-CTLFireability-2024-11 11038224 m, 67374 m/sec, 59501651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 171/352 52/2000 CO4-PT-14-CTLFireability-2024-11 11327161 m, 57787 m/sec, 60911537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 176/352 54/2000 CO4-PT-14-CTLFireability-2024-11 11629243 m, 60416 m/sec, 62512109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 181/352 55/2000 CO4-PT-14-CTLFireability-2024-11 11887968 m, 51745 m/sec, 63984277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 186/352 56/2000 CO4-PT-14-CTLFireability-2024-11 12141943 m, 50795 m/sec, 65577815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 191/352 57/2000 CO4-PT-14-CTLFireability-2024-11 12475376 m, 66686 m/sec, 67043100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 196/352 58/2000 CO4-PT-14-CTLFireability-2024-11 12755931 m, 56111 m/sec, 68478818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 201/352 60/2000 CO4-PT-14-CTLFireability-2024-11 13051141 m, 59042 m/sec, 70051929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 206/352 61/2000 CO4-PT-14-CTLFireability-2024-11 13294832 m, 48738 m/sec, 71445492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 211/352 62/2000 CO4-PT-14-CTLFireability-2024-11 13542384 m, 49510 m/sec, 72985606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 216/352 63/2000 CO4-PT-14-CTLFireability-2024-11 13806540 m, 52831 m/sec, 74274583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 221/352 64/2000 CO4-PT-14-CTLFireability-2024-11 14085279 m, 55747 m/sec, 75596783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 226/352 65/2000 CO4-PT-14-CTLFireability-2024-11 14346444 m, 52233 m/sec, 77038219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 231/352 66/2000 CO4-PT-14-CTLFireability-2024-11 14641206 m, 58952 m/sec, 78643820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 236/352 67/2000 CO4-PT-14-CTLFireability-2024-11 14863106 m, 44380 m/sec, 79941697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 241/352 68/2000 CO4-PT-14-CTLFireability-2024-11 15061286 m, 39636 m/sec, 81136132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 246/352 70/2000 CO4-PT-14-CTLFireability-2024-11 15329254 m, 53593 m/sec, 82555724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 251/352 71/2000 CO4-PT-14-CTLFireability-2024-11 15650063 m, 64161 m/sec, 84246075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 256/352 73/2000 CO4-PT-14-CTLFireability-2024-11 16005220 m, 71031 m/sec, 86062185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 261/352 74/2000 CO4-PT-14-CTLFireability-2024-11 16343429 m, 67641 m/sec, 88011846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 266/352 76/2000 CO4-PT-14-CTLFireability-2024-11 16720891 m, 75492 m/sec, 89972792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 271/352 78/2000 CO4-PT-14-CTLFireability-2024-11 17030311 m, 61884 m/sec, 91734132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 276/352 79/2000 CO4-PT-14-CTLFireability-2024-11 17344764 m, 62890 m/sec, 93484095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 281/352 81/2000 CO4-PT-14-CTLFireability-2024-11 17699623 m, 70971 m/sec, 95368185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 286/352 82/2000 CO4-PT-14-CTLFireability-2024-11 18000454 m, 60166 m/sec, 97055768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 291/352 84/2000 CO4-PT-14-CTLFireability-2024-11 18302860 m, 60481 m/sec, 98712202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 296/352 85/2000 CO4-PT-14-CTLFireability-2024-11 18667516 m, 72931 m/sec, 100476809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 301/352 87/2000 CO4-PT-14-CTLFireability-2024-11 19006009 m, 67698 m/sec, 102346609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 306/352 88/2000 CO4-PT-14-CTLFireability-2024-11 19322038 m, 63205 m/sec, 104214841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 311/352 90/2000 CO4-PT-14-CTLFireability-2024-11 19624771 m, 60546 m/sec, 105969253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 316/352 91/2000 CO4-PT-14-CTLFireability-2024-11 19937639 m, 62573 m/sec, 107616299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 321/352 93/2000 CO4-PT-14-CTLFireability-2024-11 20277444 m, 67961 m/sec, 109452177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 326/352 94/2000 CO4-PT-14-CTLFireability-2024-11 20559869 m, 56485 m/sec, 111103806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 331/352 96/2000 CO4-PT-14-CTLFireability-2024-11 20899479 m, 67922 m/sec, 113011733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 336/352 97/2000 CO4-PT-14-CTLFireability-2024-11 21168771 m, 53858 m/sec, 114577748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 341/352 98/2000 CO4-PT-14-CTLFireability-2024-11 21461131 m, 58472 m/sec, 116199639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 346/352 100/2000 CO4-PT-14-CTLFireability-2024-11 21783356 m, 64445 m/sec, 117916167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 351/352 101/2000 CO4-PT-14-CTLFireability-2024-11 22081441 m, 59617 m/sec, 119674473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for CO4-PT-14-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CO4-PT-14-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CO4-PT-14-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3167 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for CO4-PT-14-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 283
[[35mlola[0m][I] fired transitions : 934
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 5/351 2/5 CO4-PT-14-CTLFireability-2024-11 422092 m, -4331869 m/sec, 2231226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 10/351 4/5 CO4-PT-14-CTLFireability-2024-11 807171 m, 77015 m/sec, 4432828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for CO4-PT-14-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 CO4-PT-14-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for CO4-PT-14-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 194
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 28 CO4-PT-14-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/450 3/2000 CO4-PT-14-CTLFireability-2024-08 506921 m, 101384 m/sec, 2164057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/450 5/2000 CO4-PT-14-CTLFireability-2024-08 1001758 m, 98967 m/sec, 4388949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/450 8/2000 CO4-PT-14-CTLFireability-2024-08 1565823 m, 112813 m/sec, 6445288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/450 10/2000 CO4-PT-14-CTLFireability-2024-08 2103608 m, 107557 m/sec, 8529417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 25/450 13/2000 CO4-PT-14-CTLFireability-2024-08 2631512 m, 105580 m/sec, 10632701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 30/450 15/2000 CO4-PT-14-CTLFireability-2024-08 3079035 m, 89504 m/sec, 12537448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 35/450 17/2000 CO4-PT-14-CTLFireability-2024-08 3502222 m, 84637 m/sec, 14569238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 40/450 19/2000 CO4-PT-14-CTLFireability-2024-08 3912734 m, 82102 m/sec, 16632892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 45/450 21/2000 CO4-PT-14-CTLFireability-2024-08 4357641 m, 88981 m/sec, 18300281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 50/450 23/2000 CO4-PT-14-CTLFireability-2024-08 4768023 m, 82076 m/sec, 20016607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 55/450 25/2000 CO4-PT-14-CTLFireability-2024-08 5109824 m, 68360 m/sec, 21609402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 60/450 26/2000 CO4-PT-14-CTLFireability-2024-08 5469294 m, 71894 m/sec, 23363336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 65/450 28/2000 CO4-PT-14-CTLFireability-2024-08 5800470 m, 66235 m/sec, 24916795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 70/450 29/2000 CO4-PT-14-CTLFireability-2024-08 6158218 m, 71549 m/sec, 26653269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 75/450 31/2000 CO4-PT-14-CTLFireability-2024-08 6487450 m, 65846 m/sec, 28200538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 80/450 33/2000 CO4-PT-14-CTLFireability-2024-08 6840487 m, 70607 m/sec, 29915972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 85/450 34/2000 CO4-PT-14-CTLFireability-2024-08 7165451 m, 64992 m/sec, 31440336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 90/450 36/2000 CO4-PT-14-CTLFireability-2024-08 7516625 m, 70234 m/sec, 33152261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 95/450 37/2000 CO4-PT-14-CTLFireability-2024-08 7838792 m, 64433 m/sec, 34658810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 100/450 39/2000 CO4-PT-14-CTLFireability-2024-08 8204526 m, 73146 m/sec, 36278927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 105/450 40/2000 CO4-PT-14-CTLFireability-2024-08 8581071 m, 75309 m/sec, 37711129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 110/450 42/2000 CO4-PT-14-CTLFireability-2024-08 8951847 m, 74155 m/sec, 39309065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 115/450 44/2000 CO4-PT-14-CTLFireability-2024-08 9255868 m, 60804 m/sec, 40774893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 120/450 45/2000 CO4-PT-14-CTLFireability-2024-08 9595438 m, 67914 m/sec, 42396418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 125/450 46/2000 CO4-PT-14-CTLFireability-2024-08 9904016 m, 61715 m/sec, 43850103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 130/450 48/2000 CO4-PT-14-CTLFireability-2024-08 10262801 m, 71757 m/sec, 45426727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 135/450 49/2000 CO4-PT-14-CTLFireability-2024-08 10620626 m, 71565 m/sec, 46783198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 140/450 51/2000 CO4-PT-14-CTLFireability-2024-08 11019577 m, 79790 m/sec, 48279338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 145/450 52/2000 CO4-PT-14-CTLFireability-2024-08 11367887 m, 69662 m/sec, 49639312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 150/450 54/2000 CO4-PT-14-CTLFireability-2024-08 11709787 m, 68380 m/sec, 51139216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 155/450 55/2000 CO4-PT-14-CTLFireability-2024-08 11999363 m, 57915 m/sec, 52535022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 160/450 57/2000 CO4-PT-14-CTLFireability-2024-08 12351814 m, 70490 m/sec, 53993484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 165/450 58/2000 CO4-PT-14-CTLFireability-2024-08 12685537 m, 66744 m/sec, 55281173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 170/450 59/2000 CO4-PT-14-CTLFireability-2024-08 13025851 m, 68062 m/sec, 56740831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 175/450 61/2000 CO4-PT-14-CTLFireability-2024-08 13310972 m, 57024 m/sec, 58090053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 180/450 62/2000 CO4-PT-14-CTLFireability-2024-08 13616156 m, 61036 m/sec, 59554729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 185/450 63/2000 CO4-PT-14-CTLFireability-2024-08 13949460 m, 66660 m/sec, 60841801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 190/450 65/2000 CO4-PT-14-CTLFireability-2024-08 14274991 m, 65106 m/sec, 62219142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 195/450 66/2000 CO4-PT-14-CTLFireability-2024-08 14628308 m, 70663 m/sec, 63780965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 200/450 68/2000 CO4-PT-14-CTLFireability-2024-08 14890802 m, 52498 m/sec, 65078403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 205/450 69/2000 CO4-PT-14-CTLFireability-2024-08 15101156 m, 42070 m/sec, 66138455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 210/450 70/2000 CO4-PT-14-CTLFireability-2024-08 15467612 m, 73291 m/sec, 67687643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 215/450 72/2000 CO4-PT-14-CTLFireability-2024-08 15865340 m, 79545 m/sec, 69296326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 220/450 74/2000 CO4-PT-14-CTLFireability-2024-08 16273388 m, 81609 m/sec, 71195816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 225/450 76/2000 CO4-PT-14-CTLFireability-2024-08 16718279 m, 88978 m/sec, 73095905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 230/450 78/2000 CO4-PT-14-CTLFireability-2024-08 17082455 m, 72835 m/sec, 74798451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 235/450 80/2000 CO4-PT-14-CTLFireability-2024-08 17464341 m, 76377 m/sec, 76507958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 240/450 81/2000 CO4-PT-14-CTLFireability-2024-08 17856477 m, 78427 m/sec, 78328686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 245/450 83/2000 CO4-PT-14-CTLFireability-2024-08 18222176 m, 73139 m/sec, 79922991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 250/450 85/2000 CO4-PT-14-CTLFireability-2024-08 18662352 m, 88035 m/sec, 81644334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 255/450 87/2000 CO4-PT-14-CTLFireability-2024-08 19077634 m, 83056 m/sec, 83525564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 260/450 89/2000 CO4-PT-14-CTLFireability-2024-08 19425824 m, 69638 m/sec, 85274480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 265/450 90/2000 CO4-PT-14-CTLFireability-2024-08 19782024 m, 71240 m/sec, 86890738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 270/450 92/2000 CO4-PT-14-CTLFireability-2024-08 20174550 m, 78505 m/sec, 88596631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 275/450 94/2000 CO4-PT-14-CTLFireability-2024-08 20516755 m, 68441 m/sec, 90260217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 280/450 96/2000 CO4-PT-14-CTLFireability-2024-08 20914451 m, 79539 m/sec, 92065910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 285/450 97/2000 CO4-PT-14-CTLFireability-2024-08 21236889 m, 64487 m/sec, 93595513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 290/450 99/2000 CO4-PT-14-CTLFireability-2024-08 21590645 m, 70751 m/sec, 95237466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 295/450 101/2000 CO4-PT-14-CTLFireability-2024-08 21945680 m, 71007 m/sec, 96851042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 300/450 102/2000 CO4-PT-14-CTLFireability-2024-08 22271835 m, 65231 m/sec, 98536172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 305/450 103/2000 CO4-PT-14-CTLFireability-2024-08 22534412 m, 52515 m/sec, 100115552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 310/450 105/2000 CO4-PT-14-CTLFireability-2024-08 22784077 m, 49933 m/sec, 101735945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 315/450 106/2000 CO4-PT-14-CTLFireability-2024-08 23091001 m, 61384 m/sec, 103442803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 320/450 107/2000 CO4-PT-14-CTLFireability-2024-08 23392197 m, 60239 m/sec, 105130401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 325/450 109/2000 CO4-PT-14-CTLFireability-2024-08 23690822 m, 59725 m/sec, 106675618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 330/450 111/2000 CO4-PT-14-CTLFireability-2024-08 24115465 m, 84928 m/sec, 108300711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 335/450 113/2000 CO4-PT-14-CTLFireability-2024-08 24498291 m, 76565 m/sec, 109993698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 340/450 114/2000 CO4-PT-14-CTLFireability-2024-08 24819548 m, 64251 m/sec, 111581314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 345/450 116/2000 CO4-PT-14-CTLFireability-2024-08 25209633 m, 78017 m/sec, 113188636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 350/450 118/2000 CO4-PT-14-CTLFireability-2024-08 25585569 m, 75187 m/sec, 114791121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 355/450 119/2000 CO4-PT-14-CTLFireability-2024-08 25937148 m, 70315 m/sec, 116356136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 360/450 121/2000 CO4-PT-14-CTLFireability-2024-08 26259469 m, 64464 m/sec, 117926073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 365/450 122/2000 CO4-PT-14-CTLFireability-2024-08 26543913 m, 56888 m/sec, 119360445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 370/450 124/2000 CO4-PT-14-CTLFireability-2024-08 26892391 m, 69695 m/sec, 120775158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 375/450 125/2000 CO4-PT-14-CTLFireability-2024-08 27197333 m, 60988 m/sec, 122244679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 380/450 127/2000 CO4-PT-14-CTLFireability-2024-08 27514228 m, 63379 m/sec, 123708797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 385/450 128/2000 CO4-PT-14-CTLFireability-2024-08 27828447 m, 62843 m/sec, 125409456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 390/450 130/2000 CO4-PT-14-CTLFireability-2024-08 28167407 m, 67792 m/sec, 126898914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 395/450 132/2000 CO4-PT-14-CTLFireability-2024-08 28506223 m, 67763 m/sec, 128407798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 400/450 133/2000 CO4-PT-14-CTLFireability-2024-08 28805393 m, 59834 m/sec, 129849844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 405/450 135/2000 CO4-PT-14-CTLFireability-2024-08 29133101 m, 65541 m/sec, 131378450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 410/450 136/2000 CO4-PT-14-CTLFireability-2024-08 29443150 m, 62009 m/sec, 132902929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 415/450 137/2000 CO4-PT-14-CTLFireability-2024-08 29766404 m, 64650 m/sec, 134488890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 420/450 139/2000 CO4-PT-14-CTLFireability-2024-08 30116410 m, 70001 m/sec, 136233358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 425/450 141/2000 CO4-PT-14-CTLFireability-2024-08 30440609 m, 64839 m/sec, 137902022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 430/450 142/2000 CO4-PT-14-CTLFireability-2024-08 30747287 m, 61335 m/sec, 139384451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 435/450 143/2000 CO4-PT-14-CTLFireability-2024-08 31035288 m, 57600 m/sec, 140944043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 440/450 145/2000 CO4-PT-14-CTLFireability-2024-08 31361839 m, 65310 m/sec, 142540693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 445/450 147/2000 CO4-PT-14-CTLFireability-2024-08 31708651 m, 69362 m/sec, 144127022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 450/450 148/2000 CO4-PT-14-CTLFireability-2024-08 32039710 m, 66211 m/sec, 145584296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for CO4-PT-14-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-14-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 28 CO4-PT-14-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2697 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for CO4-PT-14-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20437
[[35mlola[0m][I] fired transitions : 40640
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/449 3/5 CO4-PT-14-CTLFireability-2024-08 523467 m, -6303248 m/sec, 2241631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/449 5/5 CO4-PT-14-CTLFireability-2024-08 1039873 m, 103281 m/sec, 4544277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for CO4-PT-14-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CO4-PT-14-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 536 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for CO4-PT-14-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-14-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 670 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/670 3/2000 CO4-PT-14-CTLFireability-2024-05 465775 m, 93155 m/sec, 1998620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/670 5/2000 CO4-PT-14-CTLFireability-2024-05 906059 m, 88056 m/sec, 4049203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/670 7/2000 CO4-PT-14-CTLFireability-2024-05 1438111 m, 106410 m/sec, 6066174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/670 8/2000 CO4-PT-14-CTLFireability-2024-05 1620137 m, 36405 m/sec, 8027718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/670 10/2000 CO4-PT-14-CTLFireability-2024-05 2124412 m, 100855 m/sec, 10106799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/670 13/2000 CO4-PT-14-CTLFireability-2024-05 2589354 m, 92988 m/sec, 12003834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/670 14/2000 CO4-PT-14-CTLFireability-2024-05 2808950 m, 43919 m/sec, 13994863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/670 15/2000 CO4-PT-14-CTLFireability-2024-05 3140473 m, 66304 m/sec, 15914270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/670 16/2000 CO4-PT-14-CTLFireability-2024-05 3320370 m, 35979 m/sec, 17737062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/670 17/2000 CO4-PT-14-CTLFireability-2024-05 3531654 m, 42256 m/sec, 19535103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/670 18/2000 CO4-PT-14-CTLFireability-2024-05 3787178 m, 51104 m/sec, 21522372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/670 20/2000 CO4-PT-14-CTLFireability-2024-05 4144144 m, 71393 m/sec, 23305676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/670 22/2000 CO4-PT-14-CTLFireability-2024-05 4540876 m, 79346 m/sec, 24867319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/670 24/2000 CO4-PT-14-CTLFireability-2024-05 4916109 m, 75046 m/sec, 26508207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/670 25/2000 CO4-PT-14-CTLFireability-2024-05 5225988 m, 61975 m/sec, 28069237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/670 27/2000 CO4-PT-14-CTLFireability-2024-05 5577600 m, 70322 m/sec, 29710145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/670 28/2000 CO4-PT-14-CTLFireability-2024-05 5887311 m, 61942 m/sec, 31243120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/670 30/2000 CO4-PT-14-CTLFireability-2024-05 6236314 m, 69800 m/sec, 32888637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/670 31/2000 CO4-PT-14-CTLFireability-2024-05 6543797 m, 61496 m/sec, 34396056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/670 33/2000 CO4-PT-14-CTLFireability-2024-05 6886078 m, 68456 m/sec, 36010471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/670 34/2000 CO4-PT-14-CTLFireability-2024-05 7194789 m, 61742 m/sec, 37505510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/670 36/2000 CO4-PT-14-CTLFireability-2024-05 7532251 m, 67492 m/sec, 39138913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/670 37/2000 CO4-PT-14-CTLFireability-2024-05 7842191 m, 61988 m/sec, 40609314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/670 39/2000 CO4-PT-14-CTLFireability-2024-05 8194289 m, 70419 m/sec, 42187080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/670 40/2000 CO4-PT-14-CTLFireability-2024-05 8558508 m, 72843 m/sec, 43562271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/670 42/2000 CO4-PT-14-CTLFireability-2024-05 8917397 m, 71777 m/sec, 45111225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/670 43/2000 CO4-PT-14-CTLFireability-2024-05 9215321 m, 59584 m/sec, 46530862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/670 45/2000 CO4-PT-14-CTLFireability-2024-05 9532292 m, 63394 m/sec, 48106995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/670 46/2000 CO4-PT-14-CTLFireability-2024-05 9836826 m, 60906 m/sec, 49527425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/670 47/2000 CO4-PT-14-CTLFireability-2024-05 10136685 m, 59971 m/sec, 51015813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/670 49/2000 CO4-PT-14-CTLFireability-2024-05 10499901 m, 72643 m/sec, 52311496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/670 50/2000 CO4-PT-14-CTLFireability-2024-05 10835251 m, 67070 m/sec, 53671113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/670 52/2000 CO4-PT-14-CTLFireability-2024-05 11197188 m, 72387 m/sec, 54967624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/670 53/2000 CO4-PT-14-CTLFireability-2024-05 11531924 m, 66947 m/sec, 56385889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/670 54/2000 CO4-PT-14-CTLFireability-2024-05 11826256 m, 58866 m/sec, 57711429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/670 55/2000 CO4-PT-14-CTLFireability-2024-05 12085029 m, 51754 m/sec, 59058803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/670 57/2000 CO4-PT-14-CTLFireability-2024-05 12431772 m, 69348 m/sec, 60348147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/670 58/2000 CO4-PT-14-CTLFireability-2024-05 12719338 m, 57513 m/sec, 61501753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/670 59/2000 CO4-PT-14-CTLFireability-2024-05 13032573 m, 62647 m/sec, 62854254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/670 61/2000 CO4-PT-14-CTLFireability-2024-05 13299096 m, 53304 m/sec, 64129145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-08: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/670 62/2000 CO4-PT-14-CTLFireability-2024-05 13565978 m, 53376 m/sec, 65497470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CO4-PT-14-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13744419
[[35mlola[0m][I] fired transitions : 66205665
[[35mlola[0m][I] time used : 208
[[35mlola[0m][I] memory pages used : 63
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 28 CO4-PT-14-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 824 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for CO4-PT-14-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1513
[[35mlola[0m][I] fired transitions : 2488
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-14-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 1237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 2/1237 2/2000 CO4-PT-14-CTLFireability-2024-12 409389 m, 81877 m/sec, 2165233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 7/1237 6/2000 CO4-PT-14-CTLFireability-2024-12 1305998 m, 179321 m/sec, 6568686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 12/1237 9/2000 CO4-PT-14-CTLFireability-2024-12 2046852 m, 148170 m/sec, 10710299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 17/1237 12/2000 CO4-PT-14-CTLFireability-2024-12 2704330 m, 131495 m/sec, 14422274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 22/1237 15/2000 CO4-PT-14-CTLFireability-2024-12 3501855 m, 159505 m/sec, 18988494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 27/1237 18/2000 CO4-PT-14-CTLFireability-2024-12 4092380 m, 118105 m/sec, 22936157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 32/1237 20/2000 CO4-PT-14-CTLFireability-2024-12 4708349 m, 123193 m/sec, 27132825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 37/1237 23/2000 CO4-PT-14-CTLFireability-2024-12 5365583 m, 131446 m/sec, 30615638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 42/1237 25/2000 CO4-PT-14-CTLFireability-2024-12 5949247 m, 116732 m/sec, 34088463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 47/1237 28/2000 CO4-PT-14-CTLFireability-2024-12 6591444 m, 128439 m/sec, 37803694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 52/1237 30/2000 CO4-PT-14-CTLFireability-2024-12 7164109 m, 114533 m/sec, 41328524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 57/1237 33/2000 CO4-PT-14-CTLFireability-2024-12 7755557 m, 118289 m/sec, 45107398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 62/1237 35/2000 CO4-PT-14-CTLFireability-2024-12 8289530 m, 106794 m/sec, 48584630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 67/1237 37/2000 CO4-PT-14-CTLFireability-2024-12 8900893 m, 122272 m/sec, 52661021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 72/1237 40/2000 CO4-PT-14-CTLFireability-2024-12 9550058 m, 129833 m/sec, 57035418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 77/1237 42/2000 CO4-PT-14-CTLFireability-2024-12 10037896 m, 97567 m/sec, 60810440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 82/1237 44/2000 CO4-PT-14-CTLFireability-2024-12 10532909 m, 99002 m/sec, 64890567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 87/1237 46/2000 CO4-PT-14-CTLFireability-2024-12 11010018 m, 95421 m/sec, 68317884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 92/1237 49/2000 CO4-PT-14-CTLFireability-2024-12 11664640 m, 130924 m/sec, 72667123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 97/1237 51/2000 CO4-PT-14-CTLFireability-2024-12 12265581 m, 120188 m/sec, 76827387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 102/1237 53/2000 CO4-PT-14-CTLFireability-2024-12 12692109 m, 85305 m/sec, 80591600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 107/1237 55/2000 CO4-PT-14-CTLFireability-2024-12 13206693 m, 102916 m/sec, 84377307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 112/1237 57/2000 CO4-PT-14-CTLFireability-2024-12 13740793 m, 106820 m/sec, 88072920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 117/1237 60/2000 CO4-PT-14-CTLFireability-2024-12 14430954 m, 138032 m/sec, 92610904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 122/1237 62/2000 CO4-PT-14-CTLFireability-2024-12 15015797 m, 116968 m/sec, 96774747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 127/1237 64/2000 CO4-PT-14-CTLFireability-2024-12 15460432 m, 88927 m/sec, 100765159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 132/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15862333 m, 80380 m/sec, 105370735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 137/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15863195 m, 172 m/sec, 109786246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 142/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15863561 m, 73 m/sec, 114097030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 147/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15863561 m, 0 m/sec, 118216286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 152/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15863791 m, 46 m/sec, 122129899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 157/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15864629 m, 167 m/sec, 126959255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 162/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15865368 m, 147 m/sec, 131289025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 167/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15866689 m, 264 m/sec, 135596091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 172/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15866777 m, 17 m/sec, 139330307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 177/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15867480 m, 140 m/sec, 143019017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 182/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15868282 m, 160 m/sec, 146616722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 187/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15868966 m, 136 m/sec, 150404594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 192/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15869014 m, 9 m/sec, 154477919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 197/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15869014 m, 0 m/sec, 158375357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 202/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15869014 m, 0 m/sec, 162290735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 207/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15869014 m, 0 m/sec, 165836412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 212/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15869504 m, 98 m/sec, 170288341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 217/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15870132 m, 125 m/sec, 174751869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 222/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15870390 m, 51 m/sec, 178724425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 227/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15871828 m, 287 m/sec, 182889147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 232/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15871942 m, 22 m/sec, 186508111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 237/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15872266 m, 64 m/sec, 190498739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 242/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15872850 m, 116 m/sec, 194952699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 247/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15873324 m, 94 m/sec, 199223861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 252/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15874522 m, 239 m/sec, 203214418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 257/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15874870 m, 69 m/sec, 207365963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 262/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15874870 m, 0 m/sec, 211157477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 267/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15875553 m, 136 m/sec, 216189506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 272/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15876154 m, 120 m/sec, 220967627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 CTL EXCL 277/1237 66/2000 CO4-PT-14-CTLFireability-2024-12 15877352 m, 239 m/sec, 225108884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CO4-PT-14-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15877798
[[35mlola[0m][I] fired transitions : 229092873
[[35mlola[0m][I] time used : 281
[[35mlola[0m][I] memory pages used : 66
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CO4-PT-14-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2193 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CO4-PT-14-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-01: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-02: EF true state equation[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-03: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-14-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-14: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-14-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-14-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-14"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-14, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899400106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-14.tgz
mv CO4-PT-14 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;