About the Execution of LoLA for CO4-PT-13
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6514.995 | 3600000.00 | 958177.00 | 10697.30 | ?TTF??F?TF??F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899300098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-13, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899300098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 6.9K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 10K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 191K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-13-CTLFireability-2024-00
FORMULA_NAME CO4-PT-13-CTLFireability-2024-01
FORMULA_NAME CO4-PT-13-CTLFireability-2024-02
FORMULA_NAME CO4-PT-13-CTLFireability-2024-03
FORMULA_NAME CO4-PT-13-CTLFireability-2024-04
FORMULA_NAME CO4-PT-13-CTLFireability-2024-05
FORMULA_NAME CO4-PT-13-CTLFireability-2024-06
FORMULA_NAME CO4-PT-13-CTLFireability-2024-07
FORMULA_NAME CO4-PT-13-CTLFireability-2024-08
FORMULA_NAME CO4-PT-13-CTLFireability-2024-09
FORMULA_NAME CO4-PT-13-CTLFireability-2024-10
FORMULA_NAME CO4-PT-13-CTLFireability-2024-11
FORMULA_NAME CO4-PT-13-CTLFireability-2024-12
FORMULA_NAME CO4-PT-13-CTLFireability-2024-13
FORMULA_NAME CO4-PT-13-CTLFireability-2024-14
FORMULA_NAME CO4-PT-13-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717401061252
FORMULA CO4-PT-13-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-13-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 227 transitions removed,172 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 CO4-PT-13-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for CO4-PT-13-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 18 CO4-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 18 CO4-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-13-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 18 CO4-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 119 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for CO4-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for CO4-PT-13-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EXCL) for CO4-PT-13-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 31 CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 CO4-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for CO4-PT-13-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for CO4-PT-13-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5669
[[35mlola[0m][I] fired transitions : 35864
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CO4-PT-13-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CO4-PT-13-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 56 CO4-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 65 CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 65 CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type FNDP) for 56 CO4-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for CO4-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 85 (type FNDP) for CO4-PT-13-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 CO4-PT-13-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 65 CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for CO4-PT-13-CTLFireability-2024-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 85 (type FNDP) for CO4-PT-13-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 90 (type FNDP) for 31 CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 31 CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type FNDP) for CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 94 (type EQUN) for CO4-PT-13-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for CO4-PT-13-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 2 0 0 6 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/327 3/2000 CO4-PT-13-CTLFireability-2024-13 583755 m, 116751 m/sec, 2733247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for CO4-PT-13-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 880907
[[35mlola[0m][I] fired transitions : 3988466
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 65 CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 CO4-PT-13-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for CO4-PT-13-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5950
[[35mlola[0m][I] fired transitions : 18572
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-13-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-13-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 66
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 CO4-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5950
[[35mlola[0m][I] fired transitions : 18572
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 CO4-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for CO4-PT-13-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CO4-PT-13-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for CO4-PT-13-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-13-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 3/897 2/2000 CO4-PT-13-CTLFireability-2024-05 325199 m, 65039 m/sec, 1649885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 8/897 4/2000 CO4-PT-13-CTLFireability-2024-05 822069 m, 99374 m/sec, 4373226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 13/897 7/2000 CO4-PT-13-CTLFireability-2024-05 1420126 m, 119611 m/sec, 7243865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 18/897 9/2000 CO4-PT-13-CTLFireability-2024-05 1992838 m, 114542 m/sec, 9826506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 23/897 11/2000 CO4-PT-13-CTLFireability-2024-05 2538443 m, 109121 m/sec, 12114374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 28/897 14/2000 CO4-PT-13-CTLFireability-2024-05 3035967 m, 99504 m/sec, 14424997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 33/897 16/2000 CO4-PT-13-CTLFireability-2024-05 3534815 m, 99769 m/sec, 16611558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 38/897 17/2000 CO4-PT-13-CTLFireability-2024-05 3962807 m, 85598 m/sec, 18927526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 43/897 19/2000 CO4-PT-13-CTLFireability-2024-05 4378411 m, 83120 m/sec, 21427890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 48/897 21/2000 CO4-PT-13-CTLFireability-2024-05 4744639 m, 73245 m/sec, 23666032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 53/897 22/2000 CO4-PT-13-CTLFireability-2024-05 5070874 m, 65247 m/sec, 25900228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 58/897 24/2000 CO4-PT-13-CTLFireability-2024-05 5480932 m, 82011 m/sec, 28042005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 63/897 26/2000 CO4-PT-13-CTLFireability-2024-05 5946203 m, 93054 m/sec, 30290099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 68/897 27/2000 CO4-PT-13-CTLFireability-2024-05 6377137 m, 86186 m/sec, 32597694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 73/897 29/2000 CO4-PT-13-CTLFireability-2024-05 6869080 m, 98388 m/sec, 34843794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 78/897 31/2000 CO4-PT-13-CTLFireability-2024-05 7279488 m, 82081 m/sec, 37043983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 83/897 33/2000 CO4-PT-13-CTLFireability-2024-05 7723484 m, 88799 m/sec, 39180983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 88/897 35/2000 CO4-PT-13-CTLFireability-2024-05 8187697 m, 92842 m/sec, 41600661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 93/897 37/2000 CO4-PT-13-CTLFireability-2024-05 8733660 m, 109192 m/sec, 43989111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 98/897 40/2000 CO4-PT-13-CTLFireability-2024-05 9232666 m, 99801 m/sec, 46036590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 103/897 41/2000 CO4-PT-13-CTLFireability-2024-05 9656548 m, 84776 m/sec, 47941759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 108/897 43/2000 CO4-PT-13-CTLFireability-2024-05 10083487 m, 85387 m/sec, 49745092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 113/897 45/2000 CO4-PT-13-CTLFireability-2024-05 10523561 m, 88014 m/sec, 51591571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 118/897 47/2000 CO4-PT-13-CTLFireability-2024-05 10955729 m, 86433 m/sec, 53321621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 123/897 49/2000 CO4-PT-13-CTLFireability-2024-05 11378957 m, 84645 m/sec, 55206462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 128/897 51/2000 CO4-PT-13-CTLFireability-2024-05 11813757 m, 86960 m/sec, 56908262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 133/897 53/2000 CO4-PT-13-CTLFireability-2024-05 12274703 m, 92189 m/sec, 58796710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 138/897 55/2000 CO4-PT-13-CTLFireability-2024-05 12794037 m, 103866 m/sec, 60800778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 143/897 57/2000 CO4-PT-13-CTLFireability-2024-05 13241818 m, 89556 m/sec, 62992426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 148/897 59/2000 CO4-PT-13-CTLFireability-2024-05 13644146 m, 80465 m/sec, 65123967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 153/897 61/2000 CO4-PT-13-CTLFireability-2024-05 14079864 m, 87143 m/sec, 67322988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 158/897 63/2000 CO4-PT-13-CTLFireability-2024-05 14638744 m, 111776 m/sec, 69634223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 163/897 66/2000 CO4-PT-13-CTLFireability-2024-05 15178789 m, 108009 m/sec, 71640021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 168/897 68/2000 CO4-PT-13-CTLFireability-2024-05 15649830 m, 94208 m/sec, 73661089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 173/897 70/2000 CO4-PT-13-CTLFireability-2024-05 16114857 m, 93005 m/sec, 75758731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 178/897 72/2000 CO4-PT-13-CTLFireability-2024-05 16594121 m, 95852 m/sec, 77777140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 183/897 75/2000 CO4-PT-13-CTLFireability-2024-05 17035435 m, 88262 m/sec, 79857513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 188/897 77/2000 CO4-PT-13-CTLFireability-2024-05 17500654 m, 93043 m/sec, 81964382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 193/897 79/2000 CO4-PT-13-CTLFireability-2024-05 17939708 m, 87810 m/sec, 84033176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 198/897 81/2000 CO4-PT-13-CTLFireability-2024-05 18321526 m, 76363 m/sec, 85991536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 203/897 82/2000 CO4-PT-13-CTLFireability-2024-05 18711071 m, 77909 m/sec, 88086047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 208/897 84/2000 CO4-PT-13-CTLFireability-2024-05 19038357 m, 65457 m/sec, 90025238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 213/897 85/2000 CO4-PT-13-CTLFireability-2024-05 19343665 m, 61061 m/sec, 91966341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 218/897 86/2000 CO4-PT-13-CTLFireability-2024-05 19643005 m, 59868 m/sec, 93848993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 223/897 87/2000 CO4-PT-13-CTLFireability-2024-05 19909648 m, 53328 m/sec, 95560965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 228/897 88/2000 CO4-PT-13-CTLFireability-2024-05 20165976 m, 51265 m/sec, 97226739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 233/897 90/2000 CO4-PT-13-CTLFireability-2024-05 20428447 m, 52494 m/sec, 98799880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 238/897 91/2000 CO4-PT-13-CTLFireability-2024-05 20668860 m, 48082 m/sec, 100356433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 243/897 92/2000 CO4-PT-13-CTLFireability-2024-05 20941519 m, 54531 m/sec, 101873541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 248/897 93/2000 CO4-PT-13-CTLFireability-2024-05 21255305 m, 62757 m/sec, 103553196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 253/897 95/2000 CO4-PT-13-CTLFireability-2024-05 21594453 m, 67829 m/sec, 105683875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 258/897 96/2000 CO4-PT-13-CTLFireability-2024-05 21877448 m, 56599 m/sec, 107471047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 263/897 98/2000 CO4-PT-13-CTLFireability-2024-05 22259097 m, 76329 m/sec, 109628758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 268/897 99/2000 CO4-PT-13-CTLFireability-2024-05 22657053 m, 79591 m/sec, 111847805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 273/897 101/2000 CO4-PT-13-CTLFireability-2024-05 23008552 m, 70299 m/sec, 113955405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 278/897 102/2000 CO4-PT-13-CTLFireability-2024-05 23372400 m, 72769 m/sec, 116161019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 283/897 104/2000 CO4-PT-13-CTLFireability-2024-05 23713000 m, 68120 m/sec, 118440377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 288/897 105/2000 CO4-PT-13-CTLFireability-2024-05 24068688 m, 71137 m/sec, 120624159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 293/897 107/2000 CO4-PT-13-CTLFireability-2024-05 24438347 m, 73931 m/sec, 122970137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 298/897 109/2000 CO4-PT-13-CTLFireability-2024-05 24816014 m, 75533 m/sec, 125298728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 303/897 110/2000 CO4-PT-13-CTLFireability-2024-05 25192743 m, 75345 m/sec, 127562864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 308/897 112/2000 CO4-PT-13-CTLFireability-2024-05 25542472 m, 69945 m/sec, 129750773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 313/897 113/2000 CO4-PT-13-CTLFireability-2024-05 25875691 m, 66643 m/sec, 131838948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 318/897 114/2000 CO4-PT-13-CTLFireability-2024-05 26169019 m, 58665 m/sec, 133737350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 323/897 116/2000 CO4-PT-13-CTLFireability-2024-05 26448084 m, 55813 m/sec, 135553225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 328/897 117/2000 CO4-PT-13-CTLFireability-2024-05 26714258 m, 53234 m/sec, 137280771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 333/897 118/2000 CO4-PT-13-CTLFireability-2024-05 26998040 m, 56756 m/sec, 139280166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 338/897 119/2000 CO4-PT-13-CTLFireability-2024-05 27292907 m, 58973 m/sec, 141296366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 343/897 120/2000 CO4-PT-13-CTLFireability-2024-05 27575984 m, 56615 m/sec, 143264188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 348/897 121/2000 CO4-PT-13-CTLFireability-2024-05 27854440 m, 55691 m/sec, 145233005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 353/897 123/2000 CO4-PT-13-CTLFireability-2024-05 28267398 m, 82591 m/sec, 147903779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 358/897 124/2000 CO4-PT-13-CTLFireability-2024-05 28551636 m, 56847 m/sec, 149896536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 363/897 126/2000 CO4-PT-13-CTLFireability-2024-05 28836814 m, 57035 m/sec, 151923855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 368/897 127/2000 CO4-PT-13-CTLFireability-2024-05 29047945 m, 42226 m/sec, 153857643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 373/897 128/2000 CO4-PT-13-CTLFireability-2024-05 29368227 m, 64056 m/sec, 155911793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 378/897 129/2000 CO4-PT-13-CTLFireability-2024-05 29712768 m, 68908 m/sec, 158173894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 383/897 130/2000 CO4-PT-13-CTLFireability-2024-05 29985850 m, 54616 m/sec, 160010773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 388/897 132/2000 CO4-PT-13-CTLFireability-2024-05 30270457 m, 56921 m/sec, 162105478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 393/897 133/2000 CO4-PT-13-CTLFireability-2024-05 30676067 m, 81122 m/sec, 164221459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 398/897 135/2000 CO4-PT-13-CTLFireability-2024-05 31121728 m, 89132 m/sec, 166288722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 403/897 137/2000 CO4-PT-13-CTLFireability-2024-05 31544139 m, 84482 m/sec, 168254217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 408/897 139/2000 CO4-PT-13-CTLFireability-2024-05 31958902 m, 82952 m/sec, 169873519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 413/897 140/2000 CO4-PT-13-CTLFireability-2024-05 32368049 m, 81829 m/sec, 171512449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 418/897 142/2000 CO4-PT-13-CTLFireability-2024-05 32687684 m, 63927 m/sec, 173178851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 423/897 143/2000 CO4-PT-13-CTLFireability-2024-05 32983117 m, 59086 m/sec, 174740758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 428/897 144/2000 CO4-PT-13-CTLFireability-2024-05 33345173 m, 72411 m/sec, 176879342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 433/897 146/2000 CO4-PT-13-CTLFireability-2024-05 33695317 m, 70028 m/sec, 178948769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 438/897 147/2000 CO4-PT-13-CTLFireability-2024-05 33967454 m, 54427 m/sec, 180629083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 443/897 148/2000 CO4-PT-13-CTLFireability-2024-05 34225827 m, 51674 m/sec, 182371299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 448/897 149/2000 CO4-PT-13-CTLFireability-2024-05 34569386 m, 68711 m/sec, 184492626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 453/897 151/2000 CO4-PT-13-CTLFireability-2024-05 34916036 m, 69330 m/sec, 186664179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 458/897 152/2000 CO4-PT-13-CTLFireability-2024-05 35169930 m, 50778 m/sec, 188344507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 463/897 153/2000 CO4-PT-13-CTLFireability-2024-05 35462765 m, 58567 m/sec, 190066094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 468/897 154/2000 CO4-PT-13-CTLFireability-2024-05 35734751 m, 54397 m/sec, 191524151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 473/897 155/2000 CO4-PT-13-CTLFireability-2024-05 35997817 m, 52613 m/sec, 192911567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 478/897 158/2000 CO4-PT-13-CTLFireability-2024-05 36468925 m, 94221 m/sec, 194923870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 483/897 159/2000 CO4-PT-13-CTLFireability-2024-05 36850641 m, 76343 m/sec, 196630584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 488/897 161/2000 CO4-PT-13-CTLFireability-2024-05 37233879 m, 76647 m/sec, 198552516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 493/897 163/2000 CO4-PT-13-CTLFireability-2024-05 37596906 m, 72605 m/sec, 200277591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 498/897 165/2000 CO4-PT-13-CTLFireability-2024-05 38081968 m, 97012 m/sec, 202498814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 503/897 167/2000 CO4-PT-13-CTLFireability-2024-05 38576561 m, 98918 m/sec, 204788200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 508/897 169/2000 CO4-PT-13-CTLFireability-2024-05 39074837 m, 99655 m/sec, 207009686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 513/897 171/2000 CO4-PT-13-CTLFireability-2024-05 39414164 m, 67865 m/sec, 208712185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 518/897 172/2000 CO4-PT-13-CTLFireability-2024-05 39790559 m, 75279 m/sec, 210544765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 523/897 173/2000 CO4-PT-13-CTLFireability-2024-05 40064137 m, 54715 m/sec, 212081197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 528/897 175/2000 CO4-PT-13-CTLFireability-2024-05 40415583 m, 70289 m/sec, 214133017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 533/897 176/2000 CO4-PT-13-CTLFireability-2024-05 40721308 m, 61145 m/sec, 216035989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 538/897 178/2000 CO4-PT-13-CTLFireability-2024-05 41135661 m, 82870 m/sec, 218672401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 543/897 179/2000 CO4-PT-13-CTLFireability-2024-05 41423070 m, 57481 m/sec, 220616748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 548/897 181/2000 CO4-PT-13-CTLFireability-2024-05 41829922 m, 81370 m/sec, 223217037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 553/897 183/2000 CO4-PT-13-CTLFireability-2024-05 42184801 m, 70975 m/sec, 225513306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 558/897 184/2000 CO4-PT-13-CTLFireability-2024-05 42509413 m, 64922 m/sec, 227603741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 563/897 185/2000 CO4-PT-13-CTLFireability-2024-05 42816799 m, 61477 m/sec, 229439571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 568/897 186/2000 CO4-PT-13-CTLFireability-2024-05 43081621 m, 52964 m/sec, 231053998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 573/897 188/2000 CO4-PT-13-CTLFireability-2024-05 43387822 m, 61240 m/sec, 232830564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 578/897 189/2000 CO4-PT-13-CTLFireability-2024-05 43712264 m, 64888 m/sec, 234892634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 583/897 190/2000 CO4-PT-13-CTLFireability-2024-05 44026634 m, 62874 m/sec, 236713980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 588/897 192/2000 CO4-PT-13-CTLFireability-2024-05 44283613 m, 51395 m/sec, 238413329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 593/897 193/2000 CO4-PT-13-CTLFireability-2024-05 44531296 m, 49536 m/sec, 240040763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 598/897 194/2000 CO4-PT-13-CTLFireability-2024-05 44922800 m, 78300 m/sec, 241966205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 603/897 196/2000 CO4-PT-13-CTLFireability-2024-05 45236900 m, 62820 m/sec, 243942053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 608/897 197/2000 CO4-PT-13-CTLFireability-2024-05 45612286 m, 75077 m/sec, 245950317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 613/897 199/2000 CO4-PT-13-CTLFireability-2024-05 45974420 m, 72426 m/sec, 247636247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 618/897 200/2000 CO4-PT-13-CTLFireability-2024-05 46316791 m, 68474 m/sec, 249305636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 623/897 202/2000 CO4-PT-13-CTLFireability-2024-05 46633656 m, 63373 m/sec, 251289880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 628/897 203/2000 CO4-PT-13-CTLFireability-2024-05 46947940 m, 62856 m/sec, 253056527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 633/897 204/2000 CO4-PT-13-CTLFireability-2024-05 47268643 m, 64140 m/sec, 254892549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 638/897 206/2000 CO4-PT-13-CTLFireability-2024-05 47614600 m, 69191 m/sec, 256821650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 643/897 207/2000 CO4-PT-13-CTLFireability-2024-05 47954852 m, 68050 m/sec, 258776509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 648/897 208/2000 CO4-PT-13-CTLFireability-2024-05 48233696 m, 55768 m/sec, 260167752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 653/897 210/2000 CO4-PT-13-CTLFireability-2024-05 48546582 m, 62577 m/sec, 261804599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 658/897 211/2000 CO4-PT-13-CTLFireability-2024-05 48871843 m, 65052 m/sec, 263621547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 663/897 212/2000 CO4-PT-13-CTLFireability-2024-05 49146268 m, 54885 m/sec, 265130104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 668/897 214/2000 CO4-PT-13-CTLFireability-2024-05 49456854 m, 62117 m/sec, 266832428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 673/897 215/2000 CO4-PT-13-CTLFireability-2024-05 49714142 m, 51457 m/sec, 268155360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 678/897 216/2000 CO4-PT-13-CTLFireability-2024-05 50051933 m, 67558 m/sec, 269925488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 683/897 217/2000 CO4-PT-13-CTLFireability-2024-05 50330598 m, 55733 m/sec, 271418494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 688/897 219/2000 CO4-PT-13-CTLFireability-2024-05 50739343 m, 81749 m/sec, 273316697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 693/897 221/2000 CO4-PT-13-CTLFireability-2024-05 51100121 m, 72155 m/sec, 275051468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 698/897 222/2000 CO4-PT-13-CTLFireability-2024-05 51397636 m, 59503 m/sec, 276794243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 703/897 223/2000 CO4-PT-13-CTLFireability-2024-05 51716000 m, 63672 m/sec, 278548639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 708/897 224/2000 CO4-PT-13-CTLFireability-2024-05 52021142 m, 61028 m/sec, 280260444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 713/897 225/2000 CO4-PT-13-CTLFireability-2024-05 52275797 m, 50931 m/sec, 281642867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 718/897 227/2000 CO4-PT-13-CTLFireability-2024-05 52594078 m, 63656 m/sec, 283394951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 723/897 228/2000 CO4-PT-13-CTLFireability-2024-05 52847734 m, 50731 m/sec, 284907403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 728/897 229/2000 CO4-PT-13-CTLFireability-2024-05 53128366 m, 56126 m/sec, 286509710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 733/897 230/2000 CO4-PT-13-CTLFireability-2024-05 53412419 m, 56810 m/sec, 288038027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 738/897 232/2000 CO4-PT-13-CTLFireability-2024-05 53763168 m, 70149 m/sec, 289830166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 743/897 233/2000 CO4-PT-13-CTLFireability-2024-05 54138992 m, 75164 m/sec, 292011177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 748/897 235/2000 CO4-PT-13-CTLFireability-2024-05 54493066 m, 70814 m/sec, 294150458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 753/897 236/2000 CO4-PT-13-CTLFireability-2024-05 54803835 m, 62153 m/sec, 295829554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 758/897 238/2000 CO4-PT-13-CTLFireability-2024-05 55153362 m, 69905 m/sec, 297697166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 763/897 239/2000 CO4-PT-13-CTLFireability-2024-05 55528396 m, 75006 m/sec, 299756999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 768/897 240/2000 CO4-PT-13-CTLFireability-2024-05 55816967 m, 57714 m/sec, 301313321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 773/897 242/2000 CO4-PT-13-CTLFireability-2024-05 56196201 m, 75846 m/sec, 303141504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 778/897 244/2000 CO4-PT-13-CTLFireability-2024-05 56621526 m, 85065 m/sec, 305147982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 783/897 245/2000 CO4-PT-13-CTLFireability-2024-05 56880720 m, 51838 m/sec, 306693139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 788/897 246/2000 CO4-PT-13-CTLFireability-2024-05 57115637 m, 46983 m/sec, 308199471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 793/897 247/2000 CO4-PT-13-CTLFireability-2024-05 57489415 m, 74755 m/sec, 310009477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 798/897 249/2000 CO4-PT-13-CTLFireability-2024-05 57917485 m, 85614 m/sec, 311965942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 803/897 251/2000 CO4-PT-13-CTLFireability-2024-05 58352612 m, 87025 m/sec, 313919619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 808/897 253/2000 CO4-PT-13-CTLFireability-2024-05 58755812 m, 80640 m/sec, 315746595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 813/897 254/2000 CO4-PT-13-CTLFireability-2024-05 59114914 m, 71820 m/sec, 317439623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 818/897 256/2000 CO4-PT-13-CTLFireability-2024-05 59487456 m, 74508 m/sec, 319112160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 823/897 257/2000 CO4-PT-13-CTLFireability-2024-05 59852351 m, 72979 m/sec, 320759417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 828/897 259/2000 CO4-PT-13-CTLFireability-2024-05 60208718 m, 71273 m/sec, 322303142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 833/897 260/2000 CO4-PT-13-CTLFireability-2024-05 60574228 m, 73102 m/sec, 324009902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 838/897 262/2000 CO4-PT-13-CTLFireability-2024-05 60951138 m, 75382 m/sec, 325795128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 843/897 263/2000 CO4-PT-13-CTLFireability-2024-05 61379919 m, 85756 m/sec, 327703668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 848/897 265/2000 CO4-PT-13-CTLFireability-2024-05 61774531 m, 78922 m/sec, 329781249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 853/897 267/2000 CO4-PT-13-CTLFireability-2024-05 62161327 m, 77359 m/sec, 331528100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 858/897 268/2000 CO4-PT-13-CTLFireability-2024-05 62540355 m, 75805 m/sec, 333274747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 863/897 270/2000 CO4-PT-13-CTLFireability-2024-05 62980091 m, 87947 m/sec, 335032220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 868/897 272/2000 CO4-PT-13-CTLFireability-2024-05 63447548 m, 93491 m/sec, 337067741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 873/897 274/2000 CO4-PT-13-CTLFireability-2024-05 63941164 m, 98723 m/sec, 339168752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 878/897 275/2000 CO4-PT-13-CTLFireability-2024-05 64283942 m, 68555 m/sec, 341089266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 883/897 277/2000 CO4-PT-13-CTLFireability-2024-05 64627697 m, 68751 m/sec, 342926707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 888/897 278/2000 CO4-PT-13-CTLFireability-2024-05 64970791 m, 68618 m/sec, 344956983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 893/897 280/2000 CO4-PT-13-CTLFireability-2024-05 65407945 m, 87430 m/sec, 347138873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for CO4-PT-13-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 CO4-PT-13-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CO4-PT-13-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 2692 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for CO4-PT-13-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 69
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/897 3/5 CO4-PT-13-CTLFireability-2024-05 579233 m, -12965742 m/sec, 2999552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/897 5/5 CO4-PT-13-CTLFireability-2024-05 1080080 m, 100169 m/sec, 5674064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for CO4-PT-13-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-15: CONJ 0 1 0 0 7 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 89 (type EXCL) for 65 CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 1338 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 89 (type EXCL) for CO4-PT-13-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 2677 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/2677 3/2000 CO4-PT-13-CTLFireability-2024-00 651995 m, 130399 m/sec, 6803419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/2677 6/2000 CO4-PT-13-CTLFireability-2024-00 1214428 m, 112486 m/sec, 13389010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-13-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1406158
[[35mlola[0m][I] fired transitions : 15632143
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2253 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2258 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2263 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2268 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-02: EGEF true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-12: AG false state space[0m
[[35mlola[0m][.] [1m[31mCO4-PT-13-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-13-CTLFireability-2024-15: CONJ true CONJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-13-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2273 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-13"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-13, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899300098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-13.tgz
mv CO4-PT-13 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;