About the Execution of LoLA for CO4-PT-08
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
8786.464 | 617251.00 | 625845.00 | 2206.10 | FTFFFFTTFFFFTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r551-tall-171734899200059.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CO4-PT-08, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r551-tall-171734899200059
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 6.1K Jun 2 17:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Jun 2 17:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Jun 2 17:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Jun 2 17:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Jun 2 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Jun 2 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Jun 2 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 2 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Jun 2 16:33 NewModel
-rw-r--r-- 1 mcc users 13K Jun 2 17:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Jun 2 17:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Jun 2 17:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Jun 2 17:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Jun 2 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Jun 2 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 equiv_col
-rw-r--r-- 1 mcc users 3 Jun 2 16:33 instance
-rw-r--r-- 1 mcc users 6 Jun 2 16:33 iscolored
-rw-r--r-- 1 mcc users 138K Jun 2 16:33 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CO4-PT-08-LTLCardinality-00
FORMULA_NAME CO4-PT-08-LTLCardinality-01
FORMULA_NAME CO4-PT-08-LTLCardinality-02
FORMULA_NAME CO4-PT-08-LTLCardinality-03
FORMULA_NAME CO4-PT-08-LTLCardinality-04
FORMULA_NAME CO4-PT-08-LTLCardinality-05
FORMULA_NAME CO4-PT-08-LTLCardinality-06
FORMULA_NAME CO4-PT-08-LTLCardinality-07
FORMULA_NAME CO4-PT-08-LTLCardinality-08
FORMULA_NAME CO4-PT-08-LTLCardinality-09
FORMULA_NAME CO4-PT-08-LTLCardinality-10
FORMULA_NAME CO4-PT-08-LTLCardinality-11
FORMULA_NAME CO4-PT-08-LTLCardinality-12
FORMULA_NAME CO4-PT-08-LTLCardinality-13
FORMULA_NAME CO4-PT-08-LTLCardinality-14
FORMULA_NAME CO4-PT-08-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717397352199
FORMULA CO4-PT-08-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CO4-PT-08-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-09: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 617 secs. Pages in use: 411
BK_STOP 1717397969450
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 155 transitions removed,108 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 CO4-PT-08-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for CO4-PT-08-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 CO4-PT-08-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for CO4-PT-08-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 CO4-PT-08-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for CO4-PT-08-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 9 CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 9 CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CO4-PT-08-LTLCardinality-02
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for CO4-PT-08-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CO4-PT-08-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CO4-PT-08-LTLCardinality-15
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CO4-PT-08-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CO4-PT-08-LTLCardinality-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CO4-PT-08-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CO4-PT-08-LTLCardinality-13
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for CO4-PT-08-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CO4-PT-08-LTLCardinality-12
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CO4-PT-08-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CO4-PT-08-LTLCardinality-11
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CO4-PT-08-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CO4-PT-08-LTLCardinality-10
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for CO4-PT-08-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 CO4-PT-08-LTLCardinality-09
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for CO4-PT-08-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/597 5/2000 CO4-PT-08-LTLCardinality-09 680743 m, 136148 m/sec, 3329126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/597 9/2000 CO4-PT-08-LTLCardinality-09 1288510 m, 121553 m/sec, 6740176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/597 14/2000 CO4-PT-08-LTLCardinality-09 2050626 m, 152423 m/sec, 9929980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/597 18/2000 CO4-PT-08-LTLCardinality-09 2667888 m, 123452 m/sec, 13104640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/597 21/2000 CO4-PT-08-LTLCardinality-09 3232510 m, 112924 m/sec, 16313122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/597 26/2000 CO4-PT-08-LTLCardinality-09 3957649 m, 145027 m/sec, 19476081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/597 30/2000 CO4-PT-08-LTLCardinality-09 4587901 m, 126050 m/sec, 22780537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/597 34/2000 CO4-PT-08-LTLCardinality-09 5212945 m, 125008 m/sec, 26000391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/597 38/2000 CO4-PT-08-LTLCardinality-09 5824651 m, 122341 m/sec, 29070053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/597 41/2000 CO4-PT-08-LTLCardinality-09 6399316 m, 114933 m/sec, 31932714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/597 45/2000 CO4-PT-08-LTLCardinality-09 6920413 m, 104219 m/sec, 34523836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/597 48/2000 CO4-PT-08-LTLCardinality-09 7365502 m, 89017 m/sec, 37188960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/597 50/2000 CO4-PT-08-LTLCardinality-09 7765129 m, 79925 m/sec, 39656700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/597 55/2000 CO4-PT-08-LTLCardinality-09 8436550 m, 134284 m/sec, 42558733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/597 58/2000 CO4-PT-08-LTLCardinality-09 9019815 m, 116653 m/sec, 45576153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/597 62/2000 CO4-PT-08-LTLCardinality-09 9566932 m, 109423 m/sec, 48690299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/597 65/2000 CO4-PT-08-LTLCardinality-09 10089139 m, 104441 m/sec, 51348403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/597 69/2000 CO4-PT-08-LTLCardinality-09 10739505 m, 130073 m/sec, 54235188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/597 73/2000 CO4-PT-08-LTLCardinality-09 11273024 m, 106703 m/sec, 57277858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/597 76/2000 CO4-PT-08-LTLCardinality-09 11866339 m, 118663 m/sec, 60250233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/597 80/2000 CO4-PT-08-LTLCardinality-09 12523746 m, 131481 m/sec, 63160136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/597 84/2000 CO4-PT-08-LTLCardinality-09 13058432 m, 106937 m/sec, 66202275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/597 87/2000 CO4-PT-08-LTLCardinality-09 13584118 m, 105137 m/sec, 69088768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/597 91/2000 CO4-PT-08-LTLCardinality-09 14142087 m, 111593 m/sec, 72064653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/597 94/2000 CO4-PT-08-LTLCardinality-09 14611820 m, 93946 m/sec, 75008949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/597 97/2000 CO4-PT-08-LTLCardinality-09 15066205 m, 90877 m/sec, 78049962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/597 101/2000 CO4-PT-08-LTLCardinality-09 15685107 m, 123780 m/sec, 80934731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/597 104/2000 CO4-PT-08-LTLCardinality-09 16281181 m, 119214 m/sec, 83846399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/597 108/2000 CO4-PT-08-LTLCardinality-09 16792250 m, 102213 m/sec, 86760205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/597 111/2000 CO4-PT-08-LTLCardinality-09 17345784 m, 110706 m/sec, 89727996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/597 115/2000 CO4-PT-08-LTLCardinality-09 17878524 m, 106548 m/sec, 92616465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/597 117/2000 CO4-PT-08-LTLCardinality-09 18325499 m, 89395 m/sec, 95590493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/597 120/2000 CO4-PT-08-LTLCardinality-09 18759058 m, 86711 m/sec, 98496977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/597 124/2000 CO4-PT-08-LTLCardinality-09 19361573 m, 120503 m/sec, 101228195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/597 127/2000 CO4-PT-08-LTLCardinality-09 19887236 m, 105132 m/sec, 104052548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/597 130/2000 CO4-PT-08-LTLCardinality-09 20379305 m, 98413 m/sec, 106824873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/597 135/2000 CO4-PT-08-LTLCardinality-09 21010875 m, 126314 m/sec, 109659739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/597 138/2000 CO4-PT-08-LTLCardinality-09 21508751 m, 99575 m/sec, 112493060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/597 141/2000 CO4-PT-08-LTLCardinality-09 22007209 m, 99691 m/sec, 115308512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/597 144/2000 CO4-PT-08-LTLCardinality-09 22513624 m, 101283 m/sec, 118103578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/597 147/2000 CO4-PT-08-LTLCardinality-09 22936517 m, 84578 m/sec, 120925035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/597 149/2000 CO4-PT-08-LTLCardinality-09 23345857 m, 81868 m/sec, 123634373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/597 153/2000 CO4-PT-08-LTLCardinality-09 23975518 m, 125932 m/sec, 126441080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/597 157/2000 CO4-PT-08-LTLCardinality-09 24474163 m, 99729 m/sec, 129238218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/597 160/2000 CO4-PT-08-LTLCardinality-09 24960257 m, 97218 m/sec, 132007659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 230/597 163/2000 CO4-PT-08-LTLCardinality-09 25468227 m, 101594 m/sec, 134797504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 235/597 166/2000 CO4-PT-08-LTLCardinality-09 25891178 m, 84590 m/sec, 137554587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 240/597 168/2000 CO4-PT-08-LTLCardinality-09 26294893 m, 80743 m/sec, 140320857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 245/597 171/2000 CO4-PT-08-LTLCardinality-09 26796607 m, 100342 m/sec, 142812027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 250/597 174/2000 CO4-PT-08-LTLCardinality-09 27262984 m, 93275 m/sec, 145169714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 255/597 177/2000 CO4-PT-08-LTLCardinality-09 27683035 m, 84010 m/sec, 147463763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 260/597 180/2000 CO4-PT-08-LTLCardinality-09 28068064 m, 77005 m/sec, 149826602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 265/597 183/2000 CO4-PT-08-LTLCardinality-09 28573606 m, 101108 m/sec, 152653614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 270/597 187/2000 CO4-PT-08-LTLCardinality-09 29219683 m, 129215 m/sec, 156119028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 275/597 191/2000 CO4-PT-08-LTLCardinality-09 29802934 m, 116650 m/sec, 159548342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 280/597 195/2000 CO4-PT-08-LTLCardinality-09 30438862 m, 127185 m/sec, 162992681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 285/597 198/2000 CO4-PT-08-LTLCardinality-09 31006591 m, 113545 m/sec, 166388646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 290/597 203/2000 CO4-PT-08-LTLCardinality-09 31634134 m, 125508 m/sec, 169741465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 295/597 206/2000 CO4-PT-08-LTLCardinality-09 32223157 m, 117804 m/sec, 173146100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 300/597 211/2000 CO4-PT-08-LTLCardinality-09 32913072 m, 137983 m/sec, 176565605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 305/597 214/2000 CO4-PT-08-LTLCardinality-09 33466088 m, 110603 m/sec, 179740771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 310/597 218/2000 CO4-PT-08-LTLCardinality-09 34021038 m, 110990 m/sec, 183110231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 315/597 222/2000 CO4-PT-08-LTLCardinality-09 34629901 m, 121772 m/sec, 186315212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 320/597 225/2000 CO4-PT-08-LTLCardinality-09 35182621 m, 110544 m/sec, 189543024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 325/597 229/2000 CO4-PT-08-LTLCardinality-09 35758007 m, 115077 m/sec, 192674244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 330/597 232/2000 CO4-PT-08-LTLCardinality-09 36249115 m, 98221 m/sec, 195581276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 335/597 236/2000 CO4-PT-08-LTLCardinality-09 36761788 m, 102534 m/sec, 198733205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 340/597 240/2000 CO4-PT-08-LTLCardinality-09 37379752 m, 123592 m/sec, 201869236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 345/597 243/2000 CO4-PT-08-LTLCardinality-09 37912906 m, 106630 m/sec, 204810829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 350/597 246/2000 CO4-PT-08-LTLCardinality-09 38421973 m, 101813 m/sec, 207915635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 355/597 250/2000 CO4-PT-08-LTLCardinality-09 38984174 m, 112440 m/sec, 210926221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 360/597 254/2000 CO4-PT-08-LTLCardinality-09 39597785 m, 122722 m/sec, 213996142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 365/597 257/2000 CO4-PT-08-LTLCardinality-09 40093616 m, 99166 m/sec, 216796845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 370/597 260/2000 CO4-PT-08-LTLCardinality-09 40567850 m, 94846 m/sec, 219771532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 375/597 263/2000 CO4-PT-08-LTLCardinality-09 41087821 m, 103994 m/sec, 222706933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 380/597 267/2000 CO4-PT-08-LTLCardinality-09 41567311 m, 95898 m/sec, 225616181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 385/597 270/2000 CO4-PT-08-LTLCardinality-09 42124018 m, 111341 m/sec, 228485854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 390/597 273/2000 CO4-PT-08-LTLCardinality-09 42590254 m, 93247 m/sec, 231273981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 395/597 276/2000 CO4-PT-08-LTLCardinality-09 43097419 m, 101433 m/sec, 234114469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 400/597 280/2000 CO4-PT-08-LTLCardinality-09 43633588 m, 107233 m/sec, 236902935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 405/597 283/2000 CO4-PT-08-LTLCardinality-09 44101825 m, 93647 m/sec, 239744212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 410/597 286/2000 CO4-PT-08-LTLCardinality-09 44632754 m, 106185 m/sec, 242528768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 415/597 290/2000 CO4-PT-08-LTLCardinality-09 45136764 m, 100802 m/sec, 245265646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 420/597 293/2000 CO4-PT-08-LTLCardinality-09 45597139 m, 92075 m/sec, 248039330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 425/597 296/2000 CO4-PT-08-LTLCardinality-09 46102161 m, 101004 m/sec, 250722799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 430/597 299/2000 CO4-PT-08-LTLCardinality-09 46637430 m, 107053 m/sec, 253383904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 435/597 302/2000 CO4-PT-08-LTLCardinality-09 47106061 m, 93726 m/sec, 255979064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 440/597 305/2000 CO4-PT-08-LTLCardinality-09 47542669 m, 87321 m/sec, 258618996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 445/597 308/2000 CO4-PT-08-LTLCardinality-09 47949187 m, 81303 m/sec, 261289916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 450/597 311/2000 CO4-PT-08-LTLCardinality-09 48504060 m, 110974 m/sec, 264190415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 455/597 315/2000 CO4-PT-08-LTLCardinality-09 49046213 m, 108430 m/sec, 266956782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 460/597 318/2000 CO4-PT-08-LTLCardinality-09 49484111 m, 87579 m/sec, 269310346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 465/597 321/2000 CO4-PT-08-LTLCardinality-09 50023056 m, 107789 m/sec, 272701661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 470/597 324/2000 CO4-PT-08-LTLCardinality-09 50551708 m, 105730 m/sec, 275780965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 475/597 327/2000 CO4-PT-08-LTLCardinality-09 51013804 m, 92419 m/sec, 278670798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 480/597 331/2000 CO4-PT-08-LTLCardinality-09 51543276 m, 105894 m/sec, 281525800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 485/597 334/2000 CO4-PT-08-LTLCardinality-09 52005446 m, 92434 m/sec, 283935901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 490/597 337/2000 CO4-PT-08-LTLCardinality-09 52507211 m, 100353 m/sec, 286562860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 495/597 340/2000 CO4-PT-08-LTLCardinality-09 52954128 m, 89383 m/sec, 289064024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 500/597 343/2000 CO4-PT-08-LTLCardinality-09 53475207 m, 104215 m/sec, 291780526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 505/597 347/2000 CO4-PT-08-LTLCardinality-09 54047629 m, 114484 m/sec, 294859330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 510/597 350/2000 CO4-PT-08-LTLCardinality-09 54605430 m, 111560 m/sec, 297828017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 515/597 354/2000 CO4-PT-08-LTLCardinality-09 55118280 m, 102570 m/sec, 300678707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 520/597 357/2000 CO4-PT-08-LTLCardinality-09 55596529 m, 95649 m/sec, 303522469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 525/597 360/2000 CO4-PT-08-LTLCardinality-09 56115725 m, 103839 m/sec, 306415674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 530/597 363/2000 CO4-PT-08-LTLCardinality-09 56610528 m, 98960 m/sec, 309178481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 535/597 366/2000 CO4-PT-08-LTLCardinality-09 57107100 m, 99314 m/sec, 311894451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 540/597 370/2000 CO4-PT-08-LTLCardinality-09 57617722 m, 102124 m/sec, 314845678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 545/597 373/2000 CO4-PT-08-LTLCardinality-09 58090769 m, 94609 m/sec, 317519570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 550/597 376/2000 CO4-PT-08-LTLCardinality-09 58533568 m, 88559 m/sec, 320204273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 555/597 378/2000 CO4-PT-08-LTLCardinality-09 58990911 m, 91468 m/sec, 322848213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 560/597 382/2000 CO4-PT-08-LTLCardinality-09 59500321 m, 101882 m/sec, 325648281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 565/597 385/2000 CO4-PT-08-LTLCardinality-09 59937702 m, 87476 m/sec, 328182377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 570/597 387/2000 CO4-PT-08-LTLCardinality-09 60339819 m, 80423 m/sec, 330850705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 575/597 390/2000 CO4-PT-08-LTLCardinality-09 60760464 m, 84129 m/sec, 333374865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 580/597 393/2000 CO4-PT-08-LTLCardinality-09 61344429 m, 116793 m/sec, 336758246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 585/597 397/2000 CO4-PT-08-LTLCardinality-09 61931715 m, 117457 m/sec, 340208334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 590/597 401/2000 CO4-PT-08-LTLCardinality-09 62487006 m, 111058 m/sec, 343649242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 595/597 404/2000 CO4-PT-08-LTLCardinality-09 63074574 m, 117513 m/sec, 347047016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for CO4-PT-08-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCO4-PT-08-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCO4-PT-08-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CO4-PT-08-LTLCardinality-09: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 31 CO4-PT-08-LTLCardinality-09
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 31 CO4-PT-08-LTLCardinality-09
[[35mlola[0m][I] time limit : 2983 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for CO4-PT-08-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for CO4-PT-08-LTLCardinality-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 CO4-PT-08-LTLCardinality-08
[[35mlola[0m][I] time limit : 745 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for CO4-PT-08-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CO4-PT-08-LTLCardinality-05
[[35mlola[0m][I] time limit : 994 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CO4-PT-08-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 147
[[35mlola[0m][I] fired transitions : 163
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CO4-PT-08-LTLCardinality-04
[[35mlola[0m][I] time limit : 1491 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CO4-PT-08-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CO4-PT-08-LTLCardinality-00
[[35mlola[0m][I] time limit : 2983 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CO4-PT-08-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 224
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CO4-PT-08"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CO4-PT-08, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r551-tall-171734899200059"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CO4-PT-08.tgz
mv CO4-PT-08 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;